Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TPS2480PW Datasheet(PDF) 16 Page - Texas Instruments

Part # TPS2480PW
Description  Positive Voltage Intelligent Protection Device Hotswap Controller and I2C Current Monitor
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

TPS2480PW Datasheet(HTML) 16 Page - Texas Instruments

Back Button TPS2480PW Datasheet HTML 12Page - Texas Instruments TPS2480PW Datasheet HTML 13Page - Texas Instruments TPS2480PW Datasheet HTML 14Page - Texas Instruments TPS2480PW Datasheet HTML 15Page - Texas Instruments TPS2480PW Datasheet HTML 16Page - Texas Instruments TPS2480PW Datasheet HTML 17Page - Texas Instruments TPS2480PW Datasheet HTML 18Page - Texas Instruments TPS2480PW Datasheet HTML 19Page - Texas Instruments TPS2480PW Datasheet HTML 20Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 60 page
background image
TPS2480
TPS2481
SLUS939B – APRIL 2010 – REVISED DECEMBER 2010
www.ti.com
Action of the Constant Power Engine (Figure 13)
The calculated power dissipated in the external FET, VDS x ID, is computed under the same startup conditions as
Figure 12. The current of the external FET, labeled IIN, initially rises to the value that satisfies the constant power
engine; in this case it is 54 W / 48 V = 1.1 A. The 54-W value is programmed into the engine by setting the
PROG voltage using Equation 1. VDS of the external FET, which is calculated as V(SENSE-OUT) , falls as CO
charges, thus allowing the the external FET drain current to increase. This is the result of the internal constant
power engine adjusting the current limit reference to the GATE amplifier as CO charges and VDS falls. The
calculated device power in Figure 13, labeled MOSFET POWER, is seen to be flat-topped and constant within
the limitations of circuit tolerance and acquisition noise. A fixed current limit is implemented by clamping the
constant power engine output to 50 mV when VDS is low. This protection technique can be viewed as a
specialized form of foldback limiting; the benefit over linear foldback is that it yields the maximum output current
from a device over the full range of VDS and still protects the device.
Figure 13. Computation of the External FET Stress During Startup
16
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): TPS2480 TPS2481



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com