OPA328DBVR datasheet(4/49 Pages) TI2

4 / 49 page

V+

OUTB

INB

+INB

OUTA

INA

+INA

Figure 4-3. OPA2328 D and DGK Package

8-pin SOIC and and VSSOP

(Top View)

OUTA

-INA

+INA

V-

V+

OUTB

-INB

+INB

Exposed

Thermal

DiePad

Underside

(2)

Figure 4-4. OPA2328 DRG Package,

8-Pin WSON

(Top View)

Not to scale

–IN A

OUT A

+IN A

V+

DNC

V+

DNC

V–

DNC

SHDN

–IN B

OUT B

+IN B

V+

V–

Figure 4-5. OPA2328 YBJ Package

24-Pin DSBGA

(Top View)

Pin Functions: OPA2328

TYPE

DESCRIPTION

NAME

D (SOIC), DGK

(VSSOP), DRG (WSON)

YBJ (DSBGA)

–IN A

Input

Inverting input, channel A

+IN A

Input

Noninverting input, channel A

–IN B

Input

Inverting input, channel B

+IN B

Input

Noninverting input, channel B

OUT A

Output

Output, channel A

OUT B

Output

Output, channel B

SHDN

—

Input

Shutdown control for both channel A and channel B. Logic level

low = amplifiers enabled. Logic level high = amplifiers disabled.

V–

C5, E5

Power

Negative (lowest) power supply

V+

A4, A5, B5, E4

Power

Positive (highest) power supply

DNC

—

B1, B2, B3,

B4, C1, C2,

C4, D1, D2,

D3, D4

—

Do not connect

OPA328, OPA2328, OPA4328

SBOS957F – FEBRUARY 2022 – REVISED OCTOBER 2025

www.ti.com

Submit Document Feedback

Product Folder Links: OPA328 OPA2328 OPA4328

OPA328DBVR Datasheet(PDF) 4 Page - Texas Instruments

OPA328DBVR Datasheet(HTML) 4 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Datasheet Download

Link URL