| Electronic Components Datasheet Search |
|
HV110-SM02-R Datasheet(PDF) 7 Page - Superior Sensors Technology. |
|
|
|||||||||||||||||||||||||||||
HV110-SM02-R Datasheet(HTML) 7 Page - Superior Sensors Technology. |
|
7 / 17 page ![]() HV Series Differential Low Pressure Sensors www.SuperiorSensors.com 7 DS‐0001G.DOCX 10 Interface 10.1 Reset Reset timing is shown in the diagram below. The communications method (SPI or I 2C) is established during the time just after reset. During this time (t IOD), no communications should take place. Also, the internal filters are settling during the time tFRD and data acquired during this time may not be fully settled. VDD Reset Timing Diagram VPORR Internal Reset Communications Available Filters Settled VPORF _RST tIOD tFRD tIOD tRSTL tFRD 10.2 Communication Interface Selection The communications interface is selected by interrogating the nSS pin after the internal power on reset delay. If nSS is high, the SPI interface will be selected otherwise (if low) the I 2C interface will be selected. Grounding the nSS pin is an acceptable method for selecting the I 2C interface. NOTE: The I2C interface supports 10 interface addresses. Refer to section 10.4.1 for the details on I2C address selection. 10.3 SPI Interface The SPI interface uses a 16 bit transfer for all communications. Data is MSB first for both MOSI and MISO data transfers. Refer to the figure below for specific timing requirements. The data communications has been reduced to a simple 16 bit transfer model for reading the pressure output. Each communication cycle consists of master sending the Mode and Rate data to be placed into the sensor Mode Register and Rate Registers respectively. Simultaneously, the sensor sends the pressure data for the master to receive. Refer to the figure below for the data communication model of the HV Series sensor. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SCK MOSI MISO nSS tsc tcc tbc tcn tcs SPI Timing Diagram |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |