LAN8804DSLASHZMX datasheet(53/89 Pages) MICROCHIP

53 / 89 page

LAN8804D

DS00003591K-page 53

5.19

Power Management

The device incorporates a number of power-management modes and features that provide methods to consume less

energy. These are discussed in the following sections.

5.19.1

SMART POWER SAVING

For shorter cable lengths (< ~70 meters) the SNR is sufficiently high to allow the reduction of ADC resolution as well as

DSP taps. Based on the detected cable length, the device automatically reduces power consumption by approximately

20 mW.

5.19.2

ENERGY-DETECT POWER-DOWN MODE

The device supports an Energy-Detect Power-Down (EDPD) mode to save power when there is no link partner sending

signals.

In EDPD mode, the device shuts down all transceiver blocks, except for the transmitter and energy detect circuits.

Power can be reduced further by extending the time interval between the transmissions of link pulses to check for the

presence of a link partner. The periodic transmission of link pulses is needed to ensure the device and its link partner,

when operating in the same low-power state and with Auto-MDI/MDI-X disabled, can wake up when the cable is con-

nected between them.

By default, EDPD mode is disabled after power-up. EDPD is enabled by setting the p_edpd_en bit in the EDPD Control

EDPD operation may be adjusted via the p_edpd_mask_timer[1:0], p_edpd_timer[1:0], and p_EDPD_random_dis fields

in the EDPD Control register within the MMD address space.

The energy detection change status can be read from the Interrupt Status register. The current energy detection status

can be read from the EDPD low power bit in the Analog Control Register 8.

While the p_edpd_en bit is set, the cable link status will be down, and the energy detection normally monitors pairs A

and B for energy. If the link speed is forced to 1000 Mbps (by disabling auto-negotiation and setting the speed manually),

the energy detection monitors all four pairs. For cable diagnostic purposes, individual wire pairs may be monitored by

forcing the link speed to 1000 Mbps and selecting the wire pair using the EDPD Wire Pair Selection bits in the Analog

Control Register 8.

The device’s PLL is normally enabled during EDPD. It can be set to be disabled during EDPD by setting the DGT_ed-

pd_pll_dis bit in MMD31 Register 19.

Normally, previous register setting are maintained when EDPD mode is cleared. With the PLL disabled, a device reset

occurs following the removal of EDPD (or if the DGT_edpd_pll_dis bit is cleared during EDPD), in which case register

settings will return to their defaults.

QSGMII PCS1G Block

No affect

QSGMII Extender

No affect

SerDes

No affect

System PLL

No affect

MDIO Functions

No affect

TABLE 5-11:

COMA MODE OPERATION

Chip Function

Coma Mode Active

LAN8804D/ZMX Datasheet(PDF) 53 Page - Microchip Technology

LAN8804D/ZMX Datasheet(HTML) 53 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

Datasheet Download

Link URL