| Electronic Components Datasheet Search |
|
PI74AVC16820AE Datasheet(PDF) 2 Page - Pericom Semiconductor Corporation |
|
|
|||||||||||||||||||||||||||||
PI74AVC16820AE Datasheet(HTML) 2 Page - Pericom Semiconductor Corporation |
|
2 / 10 page ![]() PI74AVC+16820 2.5V 10-Bit Flip-Flop w/Dual and 3-State Outputs 2 PS8446E 06/01/06 Notes: 1. H = High Signal Level, L = Low Signal Level, X = Irrelevant; Z = High Impedance, Qo = Output Level before the indicated steady-state conditions were established. Maximum Ratings (Above which the useful life may be impaired. For user guide- lines, not tested.) Supply voltage range, VCC......................................–0.5V to +4.6V Input voltage range, VI .............................................–0.5V to +4.6V Voltage range applied to any output in the high-impedance or power-off state, VO(1)........–0.5V to +4.6V Voltage range applied to any output in the high or low state, VO(1,2)...........................–0.5V to VCC +0.5V Input clamp current, IIK (VI <0)..................................... –50mA Output clamp current, IOK (VO <0)................................ –50mA Continuous output current, IO ........................................±50mA Continuous current through each VCC or GND ...........±100mA Package thermal impedance, θJA(3) ..............................64°C/W Storage Temperature range, Tstg....................... –65°C to 150°C Notes: StressesgreaterthanthoselistedunderMAXIMUM RATINGS maycausepermanentdamagetothedevice.Thisisastressrating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of thisspecificationisnotimplied. Exposuretoabsolutemaximum rating conditions for extended periods may affect reliability. 1. Input & output negative-voltage ratings may be exceeded if the input and output curent rating are observed. 2. Output positive-voltage rating may be exceeded up to 4.6Vmaximum if the output current rating is observed. 3. The package thermal impedance is calculated in accordance with JESD 51. Truth Table each Flip-Flop(1) Inputs Outputs OEn CLK Dn Qn L ↑ H H L ↑ L L L L X Qo H X X Z Pin Description Pin Name Description OE Output Enable Input (Active LOW) CLK Clock Input (Active HIGH) Qn 3-State Outputs Dn Data Inputs GND Ground VCC Power 06-0172 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |