M34A02 datasheet(4/15 Pages) STMICROELECTRONICS

4 / 15 page

M34A02

4/15

For correct device operation, Serial Data (SDA)

must be stable before the rising edge of Serial

Clock (SCL), and the data must change

only after

Serial Clock (SCL) is Low.

Memory Addressing

To start communication between the bus master

and the slave device, the bus master must initiate

a Start condition. Following this, the bus master

sends the 8-bit byte, shown in Table 3, on Serial

Data (SDA) (most significant bit first). This

consists of the 7-bit Device Select code, and the

Read/Write bit (RW).

The Device Select Code consists of a 4-bit Device

Type Identifier, and a 3-bit Chip Enable “Address”

(E2, E1, E0). To address the memory array, the 4-

bit Device Type Identifier is 1011b.

Up to eight memory devices can be connected on

a single bus. Each one is given a unique 3-bit code

on Chip Enable (E0, E1, E2). When the Device

Select Code is received on Serial Data (SDA), the

device only responds if the Chip Select Code is the

Figure 5. ACR Serial Bus Protocol

SCL

SDA

SCL

SDA

START

Condition

SDA

Input

SDA

Change

AI00792B

STOP

Condition

MSB

ACK

START

Condition

SCL

MSB

ACK

STOP

Condition

Table 3. Device Select Code 1

Note: 1. The most significant bit, b7, is sent first.

Device Type Identifier

Chip Enable

Device Select Code

M34A02 Datasheet(PDF) 4 Page - STMicroelectronics

M34A02 Datasheet(HTML) 4 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

Datasheet Download

Link URL