6.20 Switching Characteristics-1.8V Supply

VCC1 = VCC2 = 1.8V ±5% (over recommended operating conditions unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

tPLH, tPHL

Propagation delay time

at 100kbps

See Section 7

14.5

ns

PWD

Pulse width distortion(1) |tPHL – tPLH|

1.2

tsk(o)

Channel-to-channel output skew time(2)

Same-direction channels

1.2

Opposite-direction channels

1.2

tsk(pp)

Part-to-part skew time(3)

5

tr

Output signal rise time

See Section 7

5

tf

Output signal fall time

5

tPHZ

Disable propagation delay, high-to-high impedance output

44

tPLZ

Disable propagation delay, low-to-high impedance output

44

tPZH

Enable propagation delay, high impedance-to-high output for

device versions with Enable (EN)

See Section 7

41

ns

tPZL

Enable propagation delay, high impedance-to-low output for

device versions with Enable (EN)

44

tPU

Time from VCC UVLO to valid output data

VCC ramp < 1µs

80

µs

tDO

Default output delay time from input power loss

Measured from the time VCC goes

below VCC_UVLO–(MIN). See Section 7

20

µs

tie

Time interval error

216 – 1 PRBS data at 200Mbps, CL as

defined in Recommended Operating

Conditions, one channel switching

195

ps

(1)

Also known as pulse skew.

(2)

tsk(o) is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same

direction while driving identical loads.

(3)

tsk(pp) is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same

direction while operating at identical supply voltages, temperature, input signals and loads.

ISO6041

SLLSFV3A – DECEMBER 2025 – REVISED MARCH 2026

www.ti.com

22

Submit Document Feedback

Copyright © 2026 Texas Instruments Incorporated

Product Folder Links: ISO6041