USB2512 datasheet(26/37 Pages) SMSC

26 / 37 page

USB 2.0 High-Speed 2-Port Hub Controller

Datasheet

Revision 1.92 (11-28-07)

SMSC USB2512

DATASHEET

Figure 4.1 Block Write

Block Read

A Block Read differs from a block write in that the repeated start condition exists to satisfy the I2C

specification’s requirement for a change in the transfer direction.

Figure 4.2 Block Read

4.3.2

Invalid Protocol Response Behavior

Registers that are accessed with an invalid protocol are not updated. A register is only updated

following a valid protocol. The only valid protocols are Write Block and Read Block, which are

described above.

The Hub only responds to the hardware selected Slave Address.

Attempting to communicate with the Hub over SMBus with an invalid slave address or invalid protocol

results in no response, and the SMBus Slave Interface returns to the idle state.

The only valid registers that are accessible by the SMBus slave address are the registers defined in

the Registers Section. See Section 4.3.3 for the response to undefined registers.

4.3.3

General Call Address Response

The Hub does not respond to a general call address of 0000_000b.

4.3.4

Slave Device Time-Out

According to the SMBus Specification, V1.0 devices in a transfer can abort the transfer in progress

and release the bus when any single clock low interval exceeds 25ms (TTIMEOUT, MIN). Devices that

have detected this condition must reset their communication and be able to receive a new START

condition no later than 35ms (TTIMEOUT, MAX).

Note: Some simple devices do not contain a clock low drive circuit; this simple kind of device typically

resets its communications port after a start or stop condition. The Slave Device Time-Out must

be implemented.

Slave Address

...

Byte Count = N

Data byte 1

Data byte 2

Data byte N

Block Write

Block Read

Slave Address

Byte Count = N

Data byte 1

Data byte 2

Data byte N

...

USB2512 Datasheet(PDF) 26 Page - SMSC Corporation

USB2512 Datasheet(HTML) 26 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

Datasheet Download

Link URL