| Electronic Components Datasheet Search |
|
AS7343 Datasheet(PDF) 43 Page - ams-OSRAM AG |
|
|
|||||||||||||||||||||||||||||
AS7343 Datasheet(HTML) 43 Page - ams-OSRAM AG |
|
43 / 58 page ![]() Document Feedback AS7343 Register Description Datasheet • PUBLIC DS001046 • v6-00 • 2023-Jun-07 57 │ 42 10.2.8 Miscellaneous Configuration CFG0 Register (Address 0xBF) Figure 53: CFG0 Register Addr: 0xBF CFG0 Bit Bit Name Default Access Bit Description 7:6 Reserved 0 Reserved 5 LOW_POWER 0 RW Low Power Idle. When asserted, the device will automatically run in a low power mode whenever all functions are in wait states or disabled. 4 REG_BANK 0 RW Register Bank Access 0: Register access to register 0x80 and above 1: Register access to register 0x20 to 0x7F Note: Bit needs to be set to access registers 0x20 to 0x7F. If registers 0x80 and above needs to be accessed, bit needs to be set to “0”. 3 Reserved 0 Reserved 2 WLONG 0 RW Trigger Long. Increases the WTIME setting by a factor of 16. 1:0 Reserved 0 Reserved CFG3 Register (Address 0xC7) Figure 54: CFG3 Register Addr: 0xC7 CFG3 Bit Bit Name Default Access Bit Description 7:5 Reserved 0 Reserved 4 SAI 0 RW Sleep After Interrupt. If set, the oscillator is turned off whenever an interrupt is active. SAI_ACTIVE is set in this event. To activate the oscillator again, clear all interrupts and clear the SAI_ACTIVE bit. 3:0 Reserved 0xC Reserved |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |