S3A3 datasheet(2/140 Pages) RENESAS

2 / 140 page

R01DS0307EU0120 Rev.1.20

Page 2 of 140

Dec 25, 2024

S3A3 Datasheet

1. Overview

Overview

The MCU integrates multiple series of software- and pin-compatible Arm®-based 32-bit cores that share a common set

of Renesas peripherals to facilitate design scalability and efficient platform-based product development.

The MCU in this series incorporates a low-power and high-performance Arm Cortex®-M4 32-bit core running up to

48 MHz, with the following features:

 512-KB code flash memory

 96-KB SRAM

 Segment LCD Controller (SLCDC)

 Capacitive Touch Sensing Unit (CTSU)

 USB 2.0 Full-Speed Module (USBFS)

 14-bit A/D Converter (ADC14)

 12-bit D/A Converter (DAC12)

 Security features.

1.1

Function Outline

Table 1.1

Arm core

Feature

Functional description

Arm Cortex-M4 core

 Maximum operating frequency: up to 48 MHz

 Arm Cortex-M4 core:

- Revision: r0p1-01rel0

- Armv7E-M architecture profile

- Single precision floating-point unit compliant with the ANSI/IEEE Std 754-2008.

 Arm Memory Protection Unit (Arm MPU):

- Armv7 Protected Memory System Architecture

- 8 protect regions

 SysTick timer:

- Driven by SYSTICCLK (LOCO) or ICLK.

Table 1.2

Memory

Feature

Functional description

Code flash memory

Maximum 512 KB of code flash memory. See section 47, Flash Memory in Userʼs Manual.

Data flash memory

8 KB of data flash memory. See section 47, Flash Memory in Userʼs Manual.

Option-setting memory

The option-setting memory determines the state of the MCU after a reset. See section 7,

Option-Setting Memory in Userʼs Manual.

Memory Mirror Function (MMF)

The Memory Mirror Function (MMF) can be configured to mirror the desired application image

load address in code flash memory to the application image link address in the 23-bit unused

memory space (memory mirror space addresses). Your application code is developed and

linked to run from this MMF destination address. The application code does not need to know

the load location where it is stored in code flash memory. See section 5, Memory Mirror

Function (MMF) in Userʼs Manual.

SRAM

On-chip high-speed SRAM with either parity bit or Error Correction Code (ECC). An area in

SRAM0 provides error correction capability using ECC. See section 46, SRAM in Userʼs

Manual.

S3A3 Datasheet(PDF) 2 Page - Renesas Technology Corp

S3A3 Datasheet(HTML) 2 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL