74LVC2G04

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

Product data sheet

Rev. 7 — 10 September 2014

2 of 17

NXP Semiconductors

74LVC2G04

Dual inverter

3.

Ordering information

4.

Marking

[1]

The pin 1 indicator is located on the lower left corner of the device, below the marking code.

5.

Functional diagram

Table 1.

Ordering information

Type number

Package

Temperature range

Name

Description

Version

74LVC2G04GW

40 Cto +125 C

SC-88

plastic surface-mounted package; 6 leads

SOT363

74LVC2G04GV

40 Cto +125 C

TSOP6

plastic surface-mounted package (TSOP6); 6 leads

SOT457

74LVC2G04GM

40 Cto +125 C

XSON6

plastic extremely thin small outline package; no leads;

6 terminals; body 1

 1.45  0.5 mm

SOT886

74LVC2G04GF

40 C to +125 C

XSON6

plastic extremely thin small outline package; no leads;

6 terminals; body 1

 1  0.5 mm

SOT891

74LVC2G04GN

40 C to +125 C

XSON6

extremely thin small outline package; no leads;

6 terminals; body 0.9

 1.0  0.35 mm

SOT1115

74LVC2G04GS

40 C to +125 C

XSON6

extremely thin small outline package; no leads;

6 terminals; body 1.0

 1.0  0.35 mm

SOT1202

Table 2.

Marking

Type number

Marking code[1]

74LVC2G04GW

V4

74LVC2G04GV

V04

74LVC2G04GM

V4

74LVC2G04GF

V4

74LVC2G04GN

V4

74LVC2G04GS

V4

Fig 1.

Logic symbol

Fig 2.

IEC logic symbol

Fig 3.

Logic diagram (one gate)