| Electronic Components Datasheet Search |
|
ST72321J Datasheet(PDF) 7 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72321J Datasheet(HTML) 7 Page - STMicroelectronics |
|
7 / 179 page ![]() ST72321J 7/179 1 INTRODUCTION The ST72321J devices are members of the ST7 microcontroller family. They are based on a com- mon industry-standard 8-bit core, featuring an en- hanced instruction set and are available with FLASH or ROM program memory. Under software control, all devices can be placed in WAIT, SLOW, ACTIVE-HALT or HALT mode, reducing power consumption when the application is in idle or stand-by state. The enhanced instruction set and addressing modes of the ST7 offer both power and flexibility to software developers, enabling the design of highly efficient and compact application code. In addition to standard 8-bit data management, all ST7 micro- controllers feature true bit manipulation, 8x8 un- signed multiplication and indirect addressing modes. Figure 1. Device Block Diagram 8-BIT CORE ALU OSC1 VPP CONTROL PROGRAM (48K / 60K Bytes) VDD RESET PORT F PF7:6,4,2:0 TIMER A BEEP PORT A RAM (1.5 / 2K Bytes) PORT C 10-BIT ADC VAREF VSSA PORT B PB4:0 PORT E PE1:0 (2 bits) SCI TIMER B PA7:3 (5 bits) PORT D PD5:0 SPI PC7:0 (8 bits) VSS WATCHDOG OSC LVD OSC2 MEMORY MCC/RTC/BEEP (5 bits) (6 bits) (6 bits) I2C PWM ART 3 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |