Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

ST72E121 Datasheet(PDF) 85 Page - STMicroelectronics

Part # ST72E121
Description  8-BIT MCU WITH 8 TO 16K OTP/EPROM, 384 TO 512 BYTES RAM, WDG, SCI, SPI AND 2 TIMERS
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72E121 Datasheet(HTML) 85 Page - STMicroelectronics

Back Button ST72E121 Datasheet HTML 81Page - STMicroelectronics ST72E121 Datasheet HTML 82Page - STMicroelectronics ST72E121 Datasheet HTML 83Page - STMicroelectronics ST72E121 Datasheet HTML 84Page - STMicroelectronics ST72E121 Datasheet HTML 85Page - STMicroelectronics ST72E121 Datasheet HTML 86Page - STMicroelectronics ST72E121 Datasheet HTML 87Page - STMicroelectronics ST72E121 Datasheet HTML 88Page - STMicroelectronics ST72E121 Datasheet HTML 89Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 92 page
background image
85/92
ST72E121 ST72T121
PERIPHERAL CHARACTERISTICS (Cont’d)
Measurement points are VOL,VOH,VIL and VIH in the SPI Timing Diagram
Figure 42. SPI Master Timing Diagram CPHA=0, CPOL=0
Serial Peripheral Interface
Ref.
Symbol
Parameter
Condition
Value
Unit
Min.
Max.
fSPI
SPI frequency
Master
Slave
1/128
dc
1/4
1/2
fCPU
1tSPI
SPI clock periode
Master
Slave
4
2
tCPU
2tLead
Enable lead time
Slave
120
ns
3tLag
Enable lag time
Slave
120
ns
4tSPI_H
Clock (SCK) high time
Master
Slave
100
90
ns
5tSPI_L
Clock (SCK) low time
Master
Slave
100
90
ns
6tSU
Data set-up time
Master
Slave
100
100
ns
7tH
Data hold time (inputs)
Master
Slave
100
100
ns
8tA
Access time (time to data active
from high impedance state)
Slave
0
120
ns
9tDis
Disable time (hold time to high im-
pedance state)
240
ns
10
tV
Data valid
Master (before capture edge)
Slave (after enable edge)
0.25
120
tCPU
ns
11
tHold
Data hold time (outputs)
Master (before capture edge)
Slave (after enable edge)
0.25
0
tCPU
ns
12
tRise
Rise time
(20% VDD to 70% VDD,CL = 200pF)
Outputs: SCK,MOSI,M ISO
Inputs: SCK,MOSI ,MISO, SS
100
100
ns
µs
13
tFall
Fall time
(70% VDD to 20% VDD,CL = 200pF)
Outputs: SCK,MOSI,M ISO
Inputs: SCK,MOSI ,MISO, SS
100
100
ns
µs
1
6
7
10
11
12
13
SS
(INPUT)
SCK
(OUTPUT)
MISO
MOSI
(INPUT)
(OUTPUT)
45
D7-OUT
D6-OUT
D0-OUT
D7-IN
D6-IN
D0-IN
VR000109
85



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com