 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
OMAP3530 Datasheet(PDF) 39 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
OMAP3530 Datasheet(HTML) 39 Page - Texas Instruments |
|
|
39 / 264 page  OMAP3530/25 Applications Processor www.ti.com SPRS507B – FEBRUARY 2008 – REVISED JULY 2008 Table 2-2. Ball Characteristics (CBC Pkg.) (continued) BALL BALL PIN MODE TYPE BALL BALL RESET POWER HYS BUFFER PULLUP IO BOTTOM TOP NAME [5] [6] RESET RESET REL. [10] [11] STRENG /DOWN CELL [1] [2] [4] STATE REL. MODE TH TYPE [14] [7] STATE [9] (mA) [13] [8] [12] safe_mode 7 - N2 L2 gpmc_noe 0 O 1 1 0 vdds_io No 4 (1) NA LVCMOS M1 K1 gpmc_nwe 0 O 1 1 0 vdds_io No 4 (1) NA LVCMOS AC6 Y5 gpmc_nwp 0 O L 0 0 vdds_io Yes 4 (1) PU100/ LVCMOS PD100 gpio_62 4 IO safe_mode 7 - AC11 Y10 gpmc_wait0 0 I H H 0 vdds_io Yes 4 (1) PU100/ LVCMOS PD100 AC8 Y8 gpmc_wait1 0 I H H 7 vdds_io Yes 4 (1) PU100/ LVCMOS PD100 gpio_63 4 IO safe_mode 7 - B3 - gpmc_wait2 0 I H H 7 vdds_io Yes 4 (1) PU100/ LVCMOS PD100 gpio_64 4 IO safe_mode 7 - C6 - gpmc_wait3 0 I H H 7 vdds_io Yes 4 (1) PU100/ LVCMOS PD100 sys_ndmareq1 1 I gpio_65 4 IO safe_mode 7 - W19 - hsusb0_clk 0 I L L 7 vdds_io Yes 4 (2) PU100/ LVCMOS PD100 gpio_120 4 IO safe_mode 7 - V20 - hsusb0_data0 0 IO L L 7 vdds_io Yes 4 (2) PU100/ LVCMOS PD100 uart3_tx_irtx 2 O gpio_125 4 IO safe_mode 7 - Y20 - hsusb0_data1 0 IO L L 7 vdds_io Yes 4 (2) PU100/ LVCMOS PD100 uart3_rx_irrx 2 I gpio_130 4 IO safe_mode 7 - V18 - hsusb0_data2 0 IO L L 7 vdds_io Yes 4 (2) PU100/ LVCMOS PD100 uart3_rts_sd 2 O gpio_131 4 IO safe_mode 7 - W20 - hsusb0_data3 0 IO L L 7 vdds_io Yes 4 (2) PU100/ LVCMOS PD100 uart3_cts_rctx 2 IO gpio_169 4 IO safe_mode 7 - W17 - hsusb0_data4 0 IO L L 7 vdds_io Yes 4 (2) PU100/ LVCMOS PD100 gpio_188 4 IO safe_mode 7 - Y18 - hsusb0_data5 0 IO L L 7 vdds_io Yes 4 (2) PU100/ LVCMOS PD100 gpio_189 4 IO safe_mode 7 - Y19 - hsusb0_data6 0 IO L L 7 vdds_io Yes 4 (2) PU100/ LVCMOS PD100 gpio_190 4 IO safe_mode 7 - Y17 - hsusb0_data7 0 IO L L 7 vdds_io Yes 4 (2) PU100/ LVCMOS PD100 gpio_191 4 IO safe_mode 7 - V19 - hsusb0_dir 0 I L L 7 vdds_io Yes 4 (2) PU100/ LVCMOS PD100 gpio_122 4 IO safe_mode 7 - (2) The capacity load range is [2 pf to 6 pF]. Submit Documentation Feedback TERMINAL DESCRIPTION 39 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
