Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AT91SAM7S128-AI Datasheet(PDF) 21 Page - ATMEL Corporation

Part # AT91SAM7S128-AI
Description  AT91 ARM Thumb-based Microcontrollers
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT91SAM7S128-AI Datasheet(HTML) 21 Page - ATMEL Corporation

Back Button AT91SAM7S128-AI Datasheet HTML 17Page - ATMEL Corporation AT91SAM7S128-AI Datasheet HTML 18Page - ATMEL Corporation AT91SAM7S128-AI Datasheet HTML 19Page - ATMEL Corporation AT91SAM7S128-AI Datasheet HTML 20Page - ATMEL Corporation AT91SAM7S128-AI Datasheet HTML 21Page - ATMEL Corporation AT91SAM7S128-AI Datasheet HTML 22Page - ATMEL Corporation AT91SAM7S128-AI Datasheet HTML 23Page - ATMEL Corporation AT91SAM7S128-AI Datasheet HTML 24Page - ATMEL Corporation AT91SAM7S128-AI Datasheet HTML 25Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 32 page
background image
21
AT91SAM7S128 Summary Preliminary
6116AS–ATARM–20-Oct-04
•
Vectoring
–
Optimizes interrupt service routine branch and execution
–
One 32-bit vector register per interrupt source
–
Interrupt vector register reads the corresponding current interrupt vector
•Protect Mode
–
Easy debugging by preventing automatic operations
•Fast Forcing
–
Permits redirecting any interrupt source on the fast interrupt
•
General Interrupt Mask
–
Provides processor synchronization on events without triggering an interrupt
Debug Unit
•
Comprises:
–
One two-pin UART
–
One Interface for the Debug Communication Channel (DCC) support
–
One set of Chip ID Registers
–
One Interface providing ICE Access Prevention
•Two-pin UART
–
Implemented features are compatible with the USART
–
Programmable Baud Rate Generator
–
Parity, Framing and Overrun Error
–
Automatic Echo, Local Loopback and Remote Loopback Channel Modes
•
Debug Communication Channel Support
–
Offers visibility of COMMRX and COMMTX signals from the ARM Processor
•
Chip ID Registers
–
Identification of the device revision, sizes of the embedded memories, set of
peripherals
–
Chip ID is 0x270c0740 (VERSION 0)
Periodic Interval Timer
•
20-bit programmable counter plus 12-bit interval counter
Watchdog Timer
•
12-bit key-protected Programmable Counter running on prescaled SCLK
•
Provides reset or interrupt signals to the system
•
Counter may be stopped while the processor is in debug state or in idle mode
Real-time Timer
•
32-bit free-running counter with alarm running on prescaled SCLK
•
Programmable 16-bit prescaler for SLCK accuracy compensation
PIO Controller
•
One PIO Controller, controlling 32 I/O lines
•
Fully programmable through set/clear registers
•
Multiplexing of two peripheral functions per I/O line
•
For each I/O line (whether assigned to a peripheral or used as general-purpose I/O)
–
Input change interrupt
–
Half a clock period glitch filter
–
Multi-drive option enables driving in open drain



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com