Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

M48Z129Y Datasheet(PDF) 7 Page - STMicroelectronics

Part # M48Z129Y
Description  5.0V OR 3.3V, 1 Mbit (128 Kb x 8) ZEROPOWER SRAM
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M48Z129Y Datasheet(HTML) 7 Page - STMicroelectronics

Back Button M48Z129Y Datasheet HTML 3Page - STMicroelectronics M48Z129Y Datasheet HTML 4Page - STMicroelectronics M48Z129Y Datasheet HTML 5Page - STMicroelectronics M48Z129Y Datasheet HTML 6Page - STMicroelectronics M48Z129Y Datasheet HTML 7Page - STMicroelectronics M48Z129Y Datasheet HTML 8Page - STMicroelectronics M48Z129Y Datasheet HTML 9Page - STMicroelectronics M48Z129Y Datasheet HTML 10Page - STMicroelectronics M48Z129Y Datasheet HTML 11Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 16 page
background image
7/16
M48Z129Y*, M48Z129V
Table 3. READ Mode AC Characteristics
Note: 1. Valid for Ambient Operating Temperature: TA = 0 to 70°C; VCC = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).
2. CL = 5pF (see Figure 10., page 11).
WRITE Mode
The M48Z129Y/V is in the WRITE Mode whenever
W (WRITE Enable) and E (Chip Enable) are ac-
tive. The start of a WRITE is referenced from the
latter occurring falling edge of W or E. A WRITE is
terminated by the earlier rising edge of W or E.
The addresses must be held valid throughout the
cycle. E or W must return high for a minimum of
tEHAX from Chip Enable or tWHAX from WRITE En-
able prior to the initiation of another READ or
WRITE cycle. Data-in must be valid tDVWH prior to
the end of WRITE and remain valid for tWHDX after-
ward. G should be kept high during WRITE cycles
to avoid bus contention; although, if the output bus
has been activated by a low on E and G a low on
W will disable the outputs tWLQZ after W falls.
Figure 7. WRITE Enable Controlled, WRITE Mode AC Waveform
Symbol
Parameter(1)
M48Z129Y
M48Z129V
Unit
–70
–85
Min
Max
Min
Max
tAVAV
READ Cycle Time
70
85
ns
tAVQV
Address Valid to Output Valid
70
85
ns
tELQV
Chip Enable Low to Output Valid
70
85
ns
tGLQV
Output Enable Low to Output Valid
35
45
ns
tELQX
(2)
Chip Enable Low to Output Transition
5
5
ns
tGLQX
(2)
Output Enable Low to Output Transition
3
5
ns
tEHQZ
(2)
Chip Enable High to Output Hi-Z
30
40
ns
tGHQZ
(2)
Output Enable High to Output Hi-Z
20
25
ns
tAXQX
Address Transition to Output Transition
5
5
ns
AI02382
tAVAV
tWHAX
tDVWH
DATA INPUT
A0-A16
E
W
DQ0-DQ7
VALID
tAVWH
tAVEL
tWLWH
tAVWL
tWLQZ
tWHDX
tWHQX



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com