Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

STM8AP5X7ATAY Datasheet(PDF) 83 Page - STMicroelectronics

Part # STM8AP5X7ATAY
Description  Automotive 8-bit MCU, with up to 128 Kbytes Flash, EEPROM, 10-bit ADC, timers, LIN, CAN, USART, SPI, I2C, 3 V to 5.5 V
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8AP5X7ATAY Datasheet(HTML) 83 Page - STMicroelectronics

Back Button STM8AP5X7ATAY Datasheet HTML 79Page - STMicroelectronics STM8AP5X7ATAY Datasheet HTML 80Page - STMicroelectronics STM8AP5X7ATAY Datasheet HTML 81Page - STMicroelectronics STM8AP5X7ATAY Datasheet HTML 82Page - STMicroelectronics STM8AP5X7ATAY Datasheet HTML 83Page - STMicroelectronics STM8AP5X7ATAY Datasheet HTML 84Page - STMicroelectronics STM8AP5X7ATAY Datasheet HTML 85Page - STMicroelectronics STM8AP5X7ATAY Datasheet HTML 86Page - STMicroelectronics STM8AP5X7ATAY Datasheet HTML 87Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 100 page
background image
STM8AF61xx, STM8AF51xx
Electrical characteristics
83/100
11.3.10
10-bit ADC characteristics
Subject to general operating conditions for VDDA, fMASTER, and TA unless otherwise
specified.
Table 35.
ADC characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fADC
ADC clock frequency
2
MHz
VDDA
Analog supply
3
5.5
V
VREF+
Positive reference voltage
2.75
VDDA
V
VREF-
Negative reference voltage
VSSA
0.5
V
VAIN
Conversion voltage range(1)
1.
During the sample time the input capacitance CAIN (3 pF max) can be charged/discharged by the external
source. The internal resistance of the analog source must allow the capacitance to reach its final voltage
level within tS. After the end of the sample time tS, changes of the analog input voltage have no effect on
the conversion result. Values for the sample clock tS depend on programming.
VSSA
VDDA
V
Devices with
external VREF+/
VREF- pins
VREF-
VREF+
V
CADC
Internal sample and hold
capacitor
3pF
tS
(1)
Sampling time
(3 x 1/fADC)
fADC = 2 MHz
1.5
µs
tSTAB
Wake-up time from standby
7
µs
tCONV
Total conversion time including
sampling time
(14 x 1/fADC)
fADC = 2 MHz
7
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com