 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
STPC4EEBC Datasheet(PDF) 9 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STPC4EEBC Datasheet(HTML) 9 Page - STMicroelectronics |
|
|
9 / 93 page  GENERAL DESCRIPTION Release 1.5 - January 29, 2002 9/93 1.8. CLOCK TREE The STPC Atlas integrates many features and generates all its clocks from a single 14MHz oscillator. This results in multiple clock domains as described in Figure 1-2. The speed of the PLLs is either fixed (DEVCLK), either programmable by strap option (HCLK) either programmable by software (DCLK, MCLK). When in synchronized mode, MCLK speed is fixed to HCLKO speed and HCLKI is generated from MCLKI. Figure 1-2. STPC Consumer-II clock architecture IPC SDRAM controller North Bridge 14.31818 MHz XTALO XTALI OSC14M ISACLK 1/4 DEVCLK DEVCLK (24MHz) PLL (14MHz) 1/2 HCLK PLL PCICLKI PCICLKO South Bridge 1/2 1/3 HCLK DCLK PLL MCLK PLL DCLK MCLKI MCLKO CRTC,Video,TV CPU x1 x2 VCLK VIP GE Local Bus Host ISA HCLKI HCLKO |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
