MSC7119 datasheet(23/60 Pages) FREESCALE

23 / 60 page

Electrical Characteristics

MSC7119 Data Sheet, Rev. 8

Freescale Semiconductor

2.5.2.3

Multiplication Factor Range

The multiplier block output frequency ranges depend on the divided input clock frequency as shown in Table 10.

2.5.2.4

Allowed Core Clock Frequency Range

The frequency delivered to the core, extended core, and peripherals depends on the value of the CLKCTRL[RNG] bit as shown

in Table 11.

This bit along with the CKSEL determines the frequency range of the core clock.

2.5.2.5

Core Clock Frequency Range When Using DDR Memory

The core clock can also be limited by the frequency range of the DDR devices in the system. Table 13 summarizes this

restriction.

Table 10. PLLMLTF Ranges

Multiplier Block (Loop) Output Range

Minimum PLLMLTF Value

Maximum PLLMLTF Value

266

≤ [Divided Input Clock × (PLLMLTF + 1)] ≤ 532 MHz

266/Divided Input Clock

532/Divided Input Clock

Note:

This table results from the allowed range for FLoop. The minimum and maximum multiplication factors are dependent on the

frequency of the Divided Input Clock.

Table 11. Fvco Frequency Ranges

CLKCTRL[RNG] Value

Allowed Range of Fvco

266

≤ Fvco ≤ 532 MHz

133

≤ Fvco ≤ 266 MHz

Note:

This table results from the allowed range for Fvco, which is FLoop modified by CLKCTRL[RNG].

Table 12. Resulting Ranges Permitted for the Core Clock

CLKCTRL[CKSEL]

CLKCTRL[RNG]

Resulting

Division

Factor

Allowed Range

of Core Clock

Comments

266

≤ core clock ≤ 300 MHz

Limited by maximum core

frequency

133

≤ core clock ≤ 266 MHz

Limited by range of PLL

133

≤ core clock ≤ 266 MHz

Limited by range of PLL

66.5

≤ core clock ≤ 133 MHz

Limited by range of PLL

Note:

This table results from the allowed range for FOUT, which depends on clock selected via CLKCTRL[CKSEL].

Table 13. Core Clock Ranges When Using DDR

DDR Type

Allowed Frequency

Range for DDR CK

Corresponding Range

for the Core Clock

Comments

DDR 200 (PC-1600)

83–100 MHz

166

≤ core clock ≤ 200 MHz

Core limited to 2

× maximum DDR frequency

DDR 266 (PC-2100)

83–133 MHz

166

≤ core clock ≤ 266 MHz

Core limited to 2

× maximum DDR frequency

DDR 333 (PC-2600)

83–150 MHz

166

≤ core clock ≤ 300 MHz

Core limited to 2

× maximum DDR frequency

MSC7119 Datasheet(PDF) 23 Page - Freescale Semiconductor, Inc

MSC7119 Datasheet(HTML) 23 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL