 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
M306V2EEFS Datasheet(PDF) 117 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M306V2EEFS Datasheet(HTML) 117 Page - Renesas Technology Corp |
|
|
117 / 271 page  Rev.1.40 Oct 06, 2004 page 117 of 269 M306V2ME-XXXFP, M306V2EEFP Table 2.11.6 Specifications of UART Mode (2) Item Specification Select function • Sleep mode selection (UART0) This mode is used to transfer data to and from one of multiple slave micro- computers • Serial data logic switch (UART2) This function is reversing logic value of transferring data. Start bit, parity bit and stop bit are not reversed. • TxD, RxD I/O polarity switch This function is reversing TxD port output and RxD port input. All I/O data level is reversed. Notes 1: ‘n’ denotes the value 0016 to FF16 that is set to the UARTi bit rate generator. 2: fEXT is input from the CLKi pin. 3: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to “1”. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
