Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HD151TS201AT Datasheet(PDF) 12 Page - Renesas Technology Corp

Part # HD151TS201AT
Description  Mother Board Clock Generator for Intel P4 Chipset Banias and Dothan processor / ODEM and MONTARA-GM chip set
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD151TS201AT Datasheet(HTML) 12 Page - Renesas Technology Corp

Back Button HD151TS201AT Datasheet HTML 8Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 9Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 10Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 11Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 12Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 13Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 14Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 15Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 16Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 29 page
background image
HD151TS201AT
Rev.1.00, Oct.21.2003, page 12 of 28
I
2C Controlled Register Bit Map (cont.)
Byte10 PLL N Divide Ratio Control Register
Bit
Description
Contents
Default
7
PLL N Divider Control bit7
PLL N Divider Control bit7
X
6
PLL N Divider Control bit6
PLL N Divider Control bit6
X
5
PLL N Divider Control bit5
PLL N Divider Control bit5
X
4
PLL N Divider Control bit4
PLL N Divider Control bit4
X
3
PLL N Divider Control bit3
PLL N Divider Control bit3
X
2
PLL N Divider Control bit2
PLL N Divider Control bit2
X
1
PLL N Divider Control bit1
PLL N Divider Control bit1
X
0
PLL N Divider Control bit0
PLL N Divider Control bit0
X
Note:
The default N value will be reflected in S [2:0] or Byte8 bit[5:1] frequency setting value.
Byte9 [1:0], Byte10 and Byte11must be written together (at writing Byte11) in every case.
Byte11 PLL M Divide Ratio Control Register
Bit
Description
Contents
Default
7
N & M divider enable bit
0: N & M value will be determined by S [2:0] or
Byte8 bit[5:1].
1: N & M value will be determined by
Byte9,10,11.
0
6
PLL M Divider Control bit6
PLL M Divider Control bit6
X
5
PLL M Divider Control bit5
PLL M Divider Control bit5
X
4
PLL M Divider Control bit4
PLL M Divider Control bit4
X
3
PLL M Divider Control bit3
PLL M Divider Control bit3
X
2
PLL M Divider Control bit2
PLL M Divider Control bit2
X
1
PLL M Divider Control bit1
PLL M Divider Control bit1
X
0
PLL M Divider Control bit0
PLL M Divider Control bit0
X
Note:
The default M value will be reflected in S [2:0] or Byte8 bit[5:1] frequency setting value.
Byte9 [1:0], Byte10 and Byte11must be written together (at writing Byte11) in every case.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com