7540 datasheet(11/88 Pages) RENESAS

11 / 88 page

7540 Group

Rev.4.00

Jun 21, 2004

page 11 of 82

REJ03B0011-0400Z

Execute JSR

On-going Routine

M (S)

(PCH)

(S)

(S – 1)

M (S)

(PCL)

Execute RTS

(PCL)

M (S)

(S)

(S – 1)

(S)

(S + 1)

(S)

(S + 1)

(PCH)

M (S)

Subroutine

Restore Return

Address

Store Return Address

on Stack

M (S)

(PS)

Execute RTI

(PS)

M (S)

(S)

(S – 1)

(S)

(S + 1)

Interrupt

Service Routine

Restore Contents of

Processor Status Register

M (S)

(PCH)

(S)

(S – 1)

M (S)

(PCL)

(S)

(S – 1)

(PCL)

M (S)

(S)

(S + 1)

(S)

(S + 1)

(PCH)

M (S)

Restore Return

Address

I Flag “0” to “1”

Fetch the Jump Vector

Store Return Address

on Stack

Store Contents of Processor

Status Register on Stack

Interrupt request

(Note)

Note : The condition to enable the interrupt

Interrupt enable bit is “1”

Interrupt disable flag is “0”

Table 3 Push and pop instructions of accumulator or processor status register

Accumulator

Processor status register

Push instruction to stack

PHA

PHP

Pop instruction from stack

PLA

PLP

Fig. 10 Register push and pop at interrupt generation and subroutine call

7540 Datasheet(PDF) 11 Page - Renesas Technology Corp

7540 Datasheet(HTML) 11 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL