Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

H8SX1663 Datasheet(PDF) 334 Page - Renesas Technology Corp

Part # H8SX1663
Description  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX1663 Datasheet(HTML) 334 Page - Renesas Technology Corp

Back Button H8SX1663 Datasheet HTML 330Page - Renesas Technology Corp H8SX1663 Datasheet HTML 331Page - Renesas Technology Corp H8SX1663 Datasheet HTML 332Page - Renesas Technology Corp H8SX1663 Datasheet HTML 333Page - Renesas Technology Corp H8SX1663 Datasheet HTML 334Page - Renesas Technology Corp H8SX1663 Datasheet HTML 335Page - Renesas Technology Corp H8SX1663 Datasheet HTML 336Page - Renesas Technology Corp H8SX1663 Datasheet HTML 337Page - Renesas Technology Corp H8SX1663 Datasheet HTML 338Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 334 / 1158 page
background image
Section 6 Bus Controller (BSC)
Rev.1.00 Jun. 07, 2006 Page 282 of 1102
REJ09B0294-0100
Figure 6.81 shows the timing of setting SDRAM mode register.
T
p
T
r
T
c1
CS
RAS
CAS
WE
CKE
High
Mode register setting
Mode register setting
BS
High
RD/
WR
High
PALL
NOP
MRS
NOP
T
c2
Precharge-sel
Address bus
SD
φ
Figure 6.81 Timing of Setting SDRAM Mode Register
6.11.15
SDRAM Interface and Single Address Transfer by DMAC
When fast-page mode (BE = 1) is set for the SDRAM space, either fast-page access or full access
can be selected, by the setting of bit DDS in DRAMCR, for the single address transfer by the
DMAC where the SDRAM space is specified as the transfer source or destination. At the same
time, the output timing of the
DACK and BS signals can be changed. When BE = 0, a full access
to the SDRAM space is performed with a single address transfer regardless of the setting of bit
DDS. However, the output timing of the
DACK and BS signals can be changed by the setting of
bit DDS.
The assertion timing of the
DACK signals can be changed by the bit DKC in BCR1.
The output timing of the
DACK signal can be independently set by the bits TRWL and CKSPE in
SDCR and bit DCK in BCR1 regardless of the setting of bit DDS.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com