HD6433636SW datasheet(338/418 Pages) RENESAS

338 / 418 page

324

Table A.1

Instruction Set (cont)

Mnemonic

Operation

Addressing Mode/

Instruction Length (Bytes)

IH N Z V C

Condition Code

JSR @@aa:8

RTS

RTE

SLEEP

LDC #xx:8, CCR

LDC Rs, CCR

STC CCR, Rd

ANDC #xx:8, CCR

ORC #xx:8, CCR

XORC #xx:8, CCR

NOP

EEPMOV

SP–2

→ SP

→ @SP

← @aa:8

← @SP

SP+2

→ SP

CCR

← @SP

SP+2

→ SP

← @SP

SP+2

→ SP

Transit to sleep mode.

#xx:8

→ CCR

Rs8

→ CCR

CCR

→ Rd8

CCR

∧#xx:8 → CCR

CCR

∨#xx:8 → CCR

CCR

⊕#xx:8 → CCR

← PC+2

if R4L

≠0 then

Repeat @R5

→ @R6

R5+1

→ R5

R6+1

→ R6

R4L–1

→ R4L

Until R4L=0

else next;

—

—————— 8

(4)

2 ——————

——————

2 ——————

——————

4 ——————

Notes: (1) Set to 1 when there is a carry or borrow from bit 11; otherwise cleared to 0.

(2) If the result is zero, the previous value of the flag is retained; otherwise the flag is

cleared to 0.

(3) Set to 1 if decimal adjustment produces a carry; otherwise retains value prior to

arithmetic operation.

(4) The number of states required for execution is 4n + 9 (n = value of R4L).

(5) Set to 1 if the divisor is negative; otherwise cleared to 0.

(6) Set to 1 if the divisor is zero; otherwise cleared to 0.

HD6433636SW Datasheet(PDF) 338 Page - Renesas Technology Corp

HD6433636SW Datasheet(HTML) 338 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL