SH7750 datasheet(28/1162 Pages) RENESAS

28 / 1162 page

Rev.7.00 Oct. 10, 2008 Page xxviii of lxxxiv

REJ09B0366-0700

Item

Page

Revision (See Manual for Details)

19.1.2 Block Diagram

Figure 19.1 Block

Diagram of INTC

826

Figure amended

Interrupt

request

IMASK

CPU

19.1.3 Pin

Configuration

Table 19.1 INTC Pins

827

Table amended

Pin Name

Abbreviation

I/O

Function

Nonmaskable interrupt

input pin

NMI

Input

Input of nonmaskable interrupt request

signal

Interrupt input pins

IRL3–IRL0

Input

Input of interrupt request signals

(maskable by IMASK in SR)

19.2.1 NMI Interrupt

828

Description amended

NMI interrupt exception handling does not affect the interrupt

mask level bits (IMASK) in the status register (SR).

19.2.2 IRL Interrupts

830

Description amended

The interrupt mask bits (IMASK) in the status register (SR) are

not affected by IRL interrupt handling.

19.2.3 On-Chip

Peripheral Module

Interrupts

831

Description amended

The interrupt mask bits (IMASK) in the status register (SR) are

not affected by on-chip peripheral module interrupt handling.

SH7750 Datasheet(PDF) 28 Page - Renesas Technology Corp

SH7750 Datasheet(HTML) 28 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL