Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SH7052 Datasheet(PDF) 115 Page - Renesas Technology Corp

Part # SH7052
Description  SuperHTM RISC engine
PDF  919 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7052 Datasheet(HTML) 115 Page - Renesas Technology Corp

Back Button SH7052 Datasheet HTML 111Page - Renesas Technology Corp SH7052 Datasheet HTML 112Page - Renesas Technology Corp SH7052 Datasheet HTML 113Page - Renesas Technology Corp SH7052 Datasheet HTML 114Page - Renesas Technology Corp SH7052 Datasheet HTML 115Page - Renesas Technology Corp SH7052 Datasheet HTML 116Page - Renesas Technology Corp SH7052 Datasheet HTML 117Page - Renesas Technology Corp SH7052 Datasheet HTML 118Page - Renesas Technology Corp SH7052 Datasheet HTML 119Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 919 page
background image
89
As indicated in table 6.4, four
IRQ pins or groups of 4 on-chip peripheral modules are allocated to
each register. Each of the corresponding interrupt priority ranks are established by setting a value
from H'0 (0000) to H'F (1111) in each of the four-bit groups 15 to 12, 11 to 8, 7 to 4 and 3 to 0.
Interrupt priority rank becomes level 0 (lowest) by setting H'0, and level 15 (highest) by setting
H'F. If multiple on-chip peripheral modules are assigned to the same bit (DMAC0 and DMAC1,
DMAC2 and DMAC3, CMT0 and A/D0, and CMT1 and A/D1), those multiple modules are set to
the same priority rank.
IPRA, IPRC to IPRL are initialized to H'0000 by a reset and in hardware standby mode. They are
not initialized in software standby mode.
6.3.2
Interrupt Control Register (ICR)
ICR is a 16-bit register that sets the input signal detection mode of the external interrupt input pin
NMI and
IRQ0 to IRQ3 and indicates the input signal level at the NMI pin. A reset and hardware
standby mode initialize ICR but the software standby mode does not.
Bit:
15
14
13
12
11
10
9
8
NMIL
—
—
—
—
—
—
NMIE
Initial value:
*
0
0
0
0
0
0
0
R/W:
R
—
—
—
—
—
—
R/W
Bit:
7
6
5
4
3
2
1
0
IRQ0S
IRQ1S
IRQ2S
IRQ3S

Initial value:
0
0
0
0
0
0
0
0
R/W:
R/W
R/W
R/W
R/W

Note: * When NMI input is high: 1; when NMI input is low: 0
• Bit 15—NMI Input Level (NMIL): Sets the level of the signal input at the NMI pin. This bit
can be read to determine the NMI pin level. This bit cannot be modified.
Bit 15: NMIL
Description
0
NMI input level is low
1
NMI input level is high
• Bits 14 to 9—Reserved: These bits always read 0. The write value should always be 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com