Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

7630 Datasheet(PDF) 64 Page - Renesas Technology Corp

Part # 7630
Description  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  238 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7630 Datasheet(HTML) 64 Page - Renesas Technology Corp

Back Button 7630 Datasheet HTML 60Page - Renesas Technology Corp 7630 Datasheet HTML 61Page - Renesas Technology Corp 7630 Datasheet HTML 62Page - Renesas Technology Corp 7630 Datasheet HTML 63Page - Renesas Technology Corp 7630 Datasheet HTML 64Page - Renesas Technology Corp 7630 Datasheet HTML 65Page - Renesas Technology Corp 7630 Datasheet HTML 66Page - Renesas Technology Corp 7630 Datasheet HTML 67Page - Renesas Technology Corp 7630 Datasheet HTML 68Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 238 page
background image
1-48
7630 Group User’s Manual
+$5':$5(
Table 13: Timing requirements
Symbol
Parameter
Limits
Unit
min.
typ.
max.
tW(RESET)
Reset input “L” pulse width
2
µs
tC(XIN)
External clock input cycle time
100
ns
tWH(XIN)
External clock input “H” pulse width
37
ns
tWL(XIN)
External clock input “L” pulse width
37
ns
tC(CNTR)
CNTR0, CNTR1 input cycle time
(except bi-phase counter mode)
1600
ns
CNTR0 input cycle time (bi-phase counter mode)
2000
ns
tWH(CNTR)
CNTR0, CNTR1 input “H” pulse width
(except bi-phase counter mode)
800
ns
CNTR0 input “H” pulse width (bi-phase counter mode)
1000
ns
tWL(CNTR)
CNTR0, CNTR1 input “L” pulse width
(except bi-phase counter mode)
800
ns
CNTR0 input “L” pulse width (bi-phase counter mode)
1000
ns
tL(CNTR0-TX0)
Lag of CNTR0 and TX0 input edges
(bi-phase counter mode)
500
ns
tC(TX0)TX0 input cycle time (bi-phase counter mode)
3200
ns
tWH(TX0)TX0 input “H” pulse width (bi-phase counter mode)
1600
ns
tWL(TX0)TX0 input “L” pulse width (bi-phase counter mode)
1600
ns
tWH(INT)
INT0, INT1 input “H” pulse width
460
ns
tWL(INT)
INT0, INT1 input “L” pulse width
460
ns
tC(SCLK)
Serial I/O clock input cycle time
8· tC(XIN)
ns
tWH(SCLK)
Serial I/O clock input “H” pulse width
4· tC(XIN)
ns
tWL(SCLK)
Serial I/O clock input “L” pulse width
4· tC(XIN)
ns
tSU(SIN–SCLK)
Serial I/O input setup time
200
ns
tH(SCLK–SIN)
Serial I/O input hold time
150
ns
(VCC = 4.0 to 5.5 V, VSS = AVSS = 0 V, Ta = –40 to 85 °C, unless otherwise noted)
TIMING REQUIREMENTS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com