XIO2000AI datasheet(96/159 Pages) TAOS

96 / 159 page

Classic PCI Configuration Space

April 2007 Revised October 2008

SCPS155C

4.66 Clock Control Register

This register enables and disables the PCI clock outputs (CLKOUT). See Table 4−40 for a complete

description of the register contents.

PCI register offset:

D8h

Read-only, Read/Write

Default value:

00h

BIT NUMBER

RESET STATE

Table 4−40. Clock Control Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

RSVD

Reserved. Returns 0b when read.

6†

CLOCK6_DISABLE

Clock output 6 disable. This bit disables secondary CLKOUT6.

0 = Clock enabled (default)

1 = Clock disabled

5†

CLOCK5_DISABLE

Clock output 5 disable. This bit disables secondary CLKOUT5.

0 = Clock enabled (default)

1 = Clock disabled

4†

CLOCK4_DISABLE

Clock output 4 disable. This bit disables secondary CLKOUT4.

0 = Clock enabled (default)

1 = Clock disabled

3†

CLOCK3_DISABLE

Clock output 3 disable. This bit disables secondary CLKOUT3.

0 = Clock enabled (default)

1 = Clock disabled

2†

CLOCK2_DISABLE

Clock output 2 disable. This bit disables secondary CLKOUT2.

0 = Clock enabled (default)

1 = Clock disabled

1†

CLOCK1_DISABLE

Clock output 1 disable. This bit disables secondary CLKOUT1.

0 = Clock enabled (default)

1 = Clock disabled

0†

CLOCK0_DISABLE

Clock output 0 disable. This bit disables secondary CLKOUT0.

0 = Clock enabled (default)

1 = Clock disabled

† These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

XIO2000AI Datasheet(PDF) 96 Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

XIO2000AI Datasheet(HTML) 96 Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL