Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TS80C52X2-LCKB Datasheet(PDF) 25 Page - TEMIC Semiconductors

Part # TS80C52X2-LCKB
Description  8-bit CMOS Microcontroller 0-60 MHz
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TEMIC [TEMIC Semiconductors]
Direct Link  http://www.temic.de
Logo TEMIC - TEMIC Semiconductors

TS80C52X2-LCKB Datasheet(HTML) 25 Page - TEMIC Semiconductors

Back Button TS80C52X2-LCKB Datasheet HTML 21Page - TEMIC Semiconductors TS80C52X2-LCKB Datasheet HTML 22Page - TEMIC Semiconductors TS80C52X2-LCKB Datasheet HTML 23Page - TEMIC Semiconductors TS80C52X2-LCKB Datasheet HTML 24Page - TEMIC Semiconductors TS80C52X2-LCKB Datasheet HTML 25Page - TEMIC Semiconductors TS80C52X2-LCKB Datasheet HTML 26Page - TEMIC Semiconductors TS80C52X2-LCKB Datasheet HTML 27Page - TEMIC Semiconductors TS80C52X2-LCKB Datasheet HTML 28Page - TEMIC Semiconductors TS80C52X2-LCKB Datasheet HTML 29Page - TEMIC Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 54 page
background image
Rev. B - Jan. 25, 1999
25
Preliminary
TS80C52X2
Table 10. Priority Level Bit Values
A low-priority interrupt can be interrupted by a high priority interrupt, but not by another low-priority interrupt.
A high-priority interrupt can’t be interrupted by any other interrupt source.
If two interrupt requests of different priority levels are received simultaneously, the request of higher priority level
is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence
determines which request is serviced. Thus within each priority level there is a second priority structure determined
by the polling sequence.
Table 11. IE Register
IE - Interrupt Enable Register (A8h)
Reset Value = 0X00 0000b
Bit addressable
IPH.x
IP.x
Interrupt Level Priority
0
0
0 (Lowest)
0
1
1
1
0
2
1
1
3 (Highest)
7
6
5
4
3
2
1
0
EA
-
ET2
ES
ET1
EX1
ET0
EX0
Bit
Number
Bit
Mnemonic
Description
7
EA
Enable All interrupt bit
Clear to disable all interrupts.
Set to enable all interrupts.
If EA=1, each interrupt source is individually enabled or disabled by setting or clearing its own interrupt
enable bit.
6
-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
5
ET2
Timer 2 overflow interrupt Enable bit
Clear to disable timer 2 overflow interrupt.
Set to enable timer 2 overflow interrupt.
4
ES
Serial port Enable bit
Clear to disable serial port interrupt.
Set to enable serial port interrupt.
3
ET1
Timer 1 overflow interrupt Enable bit
Clear to disable timer 1 overflow interrupt.
Set to enable timer 1 overflow interrupt.
2
EX1
External interrupt 1 Enable bit
Clear to disable external interrupt 1.
Set to enable external interrupt 1.
1
ET0
Timer 0 overflow interrupt Enable bit
Clear to disable timer 0 overflow interrupt.
Set to enable timer 0 overflow interrupt.
0
EX0
External interrupt 0 Enable bit
Clear to disable external interrupt 0.
Set to enable external interrupt 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com