Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMS320VC5421 Datasheet(PDF) 61 Page - Texas Instruments

Part # TMS320VC5421
Description  DIGITAL SIGNAL PROCESSOR
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5421 Datasheet(HTML) 61 Page - Texas Instruments

Back Button TMS320VC5421 Datasheet HTML 57Page - Texas Instruments TMS320VC5421 Datasheet HTML 58Page - Texas Instruments TMS320VC5421 Datasheet HTML 59Page - Texas Instruments TMS320VC5421 Datasheet HTML 60Page - Texas Instruments TMS320VC5421 Datasheet HTML 61Page - Texas Instruments TMS320VC5421 Datasheet HTML 62Page - Texas Instruments TMS320VC5421 Datasheet HTML 63Page - Texas Instruments TMS320VC5421 Datasheet HTML 64Page - Texas Instruments TMS320VC5421 Datasheet HTML 65Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 88 page
background image
TMS320VC5421
DIGITAL SIGNAL PROCESSOR
SPRS098 – DECEMBER 1999
61
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
parallel I/O interface timing
switching characteristics over recommended operating conditions for a parallel I/O port read
(IOSTRB = 0)† (see Figure 28)
PARAMETER
MIN
MAX
UNIT
td(CLKL-A)
Delay time, CLKOUT low to address valid
0
4
ns
td(CLKH-ISTRBL) Delay time, CLKOUT high to IOSTRB low
0
4
ns
td(CLKH-ISTRBH) Delay time, CLKOUT high to IOSTRB high
0
4
ns
th(A)IOR
Hold time, address after CLKOUT low
0
4
ns
† Address and IS timings are included in timings referenced as address.
timing requirements for a parallel I/O port read (IOSTRB = 0) [H = 0.5 tc(CO)]† (see Figure 28)
MIN
MAX
UNIT
ta(A)IO
Access time, read data access from address valid
5H–3
ns
ta(ISTRBL)IO
Access time, read data access from IOSTRB low
2H–3
ns
tsu(D)IOR
Setup time, read data before CLKOUT high
4
ns
th(D)IOR
Hold time, read data after CLKOUT high
0
ns
th(ISTRBH-D)R Hold time, read data after IOSTRB high
0
ns
† Address and IS timings are included in timings referenced as address.
IS
R/W
IOSTRB
PPD[15:0]
PPA[18:0]
CLKOUT
th(A)IOR
td(CLKH–ISTRBH)
th(D)IOR
tsu(D)IOR
ta(A)IO
td(CLKH–ISTRBL)
td(CLKL–A)
ta(ISTRBL)IO
th(ISTRBH–D)R
Figure 28. Parallel I/O Port Read (IOSTRB=0)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com