Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SPT9693 Datasheet(PDF) 6 Page - Cadeka Microcircuits LLC.

Part # SPT9693
Description  WIDE INPUT VOLTAGE, JFET COMPARATOR
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CADEKA [Cadeka Microcircuits LLC.]
Direct Link  http://www.cadeka.com
Logo CADEKA - Cadeka Microcircuits LLC.

SPT9693 Datasheet(HTML) 6 Page - Cadeka Microcircuits LLC.

Back Button SPT9693 Datasheet HTML 2Page - Cadeka Microcircuits LLC. SPT9693 Datasheet HTML 3Page - Cadeka Microcircuits LLC. SPT9693 Datasheet HTML 4Page - Cadeka Microcircuits LLC. SPT9693 Datasheet HTML 5Page - Cadeka Microcircuits LLC. SPT9693 Datasheet HTML 6Page - Cadeka Microcircuits LLC. SPT9693 Datasheet HTML 7Page - Cadeka Microcircuits LLC. SPT9693 Datasheet HTML 8Page - Cadeka Microcircuits LLC. SPT9693 Datasheet HTML 9Page - Cadeka Microcircuits LLC. SPT9693 Datasheet HTML 10Page - Cadeka Microcircuits LLC.  
Zoom Inzoom in Zoom Outzoom out
 6 / 10 page
background image
6
3/1/01
SPT9693
GENERAL INFORMATION
The SPT9693 is an ultrahigh-speed dual voltage com-
parator. It offers tight absolute characteristics. The device
has differential analog inputs and complementary logic
outputs compatible with ECL systems. The output stage is
adequate for driving terminated 50 ohm transmission
lines.
The SPT9693 has a complementary latch enable control
for each comparator. Both should be driven by standard
ECL logic levels.
A common mode voltage range of –3 V to +8 V is achieved
by a proprietary JFET input design, which requires a
separate negative power supply (AVEE).
The dual comparators have separate AVCC, AVEE, and
grounds for each comparator to achieve high crosstalk
rejection.
Single-channel operation can be accomplished by floating
all pins (including the ground and supply pins) of the un-
used comparator. Power dissipation during single-channel
operation is 50% of the dissipation during dual-channel
operation.
This comparator offers the following improvements over
existing devices:
• Ultra low input bias current and input current offset
• Common mode voltage of –3 to +8 V
• Short propagation delays
• Excellent input and output rejection between
comparator channels
• Improved input protection reliability due to JFET input
stage design
All of these combined features produce high-performance
products with timing stability and repeatability for large
system precision.
Figure 1 – Internal Function Diagram
CLK
BUF
LE
LE
LATCH
ECL
OUT
REF
1
REF
2
VCC
GND
PRE
AMP
+
–
+IN
–IN
AVEE
Q
Q



Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com