Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MCP3002-I/MS Datasheet(PDF) 4 Page - Microchip Technology

Part # MCP3002-I/MS
Description  2.7V Dual Channel 10-Bit A/D Converter with SPI Serial Interface
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP3002-I/MS Datasheet(HTML) 4 Page - Microchip Technology

  MCP3002-I/MS Datasheet HTML 1Page - Microchip Technology MCP3002-I/MS Datasheet HTML 2Page - Microchip Technology MCP3002-I/MS Datasheet HTML 3Page - Microchip Technology MCP3002-I/MS Datasheet HTML 4Page - Microchip Technology MCP3002-I/MS Datasheet HTML 5Page - Microchip Technology MCP3002-I/MS Datasheet HTML 6Page - Microchip Technology MCP3002-I/MS Datasheet HTML 7Page - Microchip Technology MCP3002-I/MS Datasheet HTML 8Page - Microchip Technology MCP3002-I/MS Datasheet HTML 9Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 34 page
background image
MCP3002
DS21294D-page 4
© 2008 Microchip Technology Inc.
Digital Input/Output:
Data Coding Format
Straight Binary
High Level Input Voltage
VIH
0.7 VDD
——
V
Low Level Input Voltage
VIL
—
—
0.3 VDD
V
High Level Output Voltage
VOH
4.1
—
—
V
IOH = -1 mA, VDD = 4.5V
Low Level Output Voltage
VOL
——
0.4
V
IOL = 1 mA, VDD = 4.5V
Input Leakage Current
ILI
-10
—
10
µA
VIN = VSS or VDD
Output Leakage Current
ILO
-10
—
10
µA
VOUT = VSS or VDD
Pin Capacitance
(All Inputs/Outputs)
CIN, COUT
—
—
10
pF
VDD = 5.0V (Note 1)
TA = 25°C, f = 1 MHz
Timing Parameters:
Clock Frequency
fCLK
—
—
—
—
3.2
1.2
MHz
MHz
VDD = 5V (Note 2)
VDD = 2.7V (Note 2)
Clock High Time
tHI
140
—
—
ns
Clock Low Time
tLO
140
—
—
ns
CS Fall To First Rising CLK Edge
tSUCS
100
—
—
ns
Data Input Setup Time
tSU
50
—
—
ns
Data Input Hold Time
tHD
50
—
—
ns
CLK Fall To Output Data Valid
tDO
—
—
—
—
125
200
ns
ns
VDD = 5V, see Figure 1-2
VDD = 2.7V, see Figure 1-2
CLK Fall To Output Enable
tEN
—
—
125
200
ns
ns
VDD = 5V, see Figure 1-2
VDD = 2.7V, see Figure 1-2
CS Rise To Output Disable
tDIS
—
—
100
ns
See Test Circuits, Figure 1-2
Note 1
CS Disable Time
tCSH
310
—
—
ns
D
OUT Rise Time
tR
—
—
100
ns
See Test Circuits, Figure 1-2
Note 1
D
OUT Fall Time
tF
—
—
100
ns
See Test Circuits, Figure 1-2
Note 1
Power Requirements:
Operating Voltage
VDD
2.7
—
5.5
V
Operating Current
IDD
—
—
525
300
650
—
µA
VDD = 5.0V, DOUT unloaded
VDD = 2.7V, DOUT unloaded
Standby Current
IDDS
—
0.005
2
µA
CS = VDD = 5.0V
ELECTRICAL CHARACTERISTICS (CONTINUED)
All parameters apply at VDD = 5V, TA = -40°C to +85°C, fSAMPLE = 200 ksps and fCLK = 16*fSAMPLE, unless otherwise noted.
Typical values apply for VDD = 5V, TA = +25°C, unless otherwise noted.
PARAMETER
SYM
MIN
TYP
MAX
UNITS
CONDITIONS
Note 1:
This parameter is established by characterization and not 100% tested.
2:
The sample cap will eventually lose charge, especially at elevated temperatures, therefore fCLK ≥10 kHz for temperatures
at or above 70°C.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com