MCP6286 datasheet(15/28 Pages) MICROCHIP

15 / 28 page

DS22196A-page 15

MCP6286

4.0

APPLICATION INFORMATION

The MCP6286

amp is

manufactured

using

Microchip’s state-of-the-art CMOS process and is

specifically

designed

for

low-power,

low-noise

applications.

4.1

Input

4.1.1

PHASE REVERSAL

The MCP6286 op amp is designed to prevent phase

reversal when the input pins exceed the supply

voltages.

Figure 2-31

shows

the

input

voltage

exceeding the supply voltage without any phase

reversal.

4.1.2

INPUT VOLTAGE AND CURRENT

LIMITS

The ESD protection on the inputs can be depicted as

shown in Figure 4-1. This structure was chosen to

protect the input transistors and to minimize input bias

current (IB). The input ESD diodes clamp the inputs

when they try to go more than one diode drop below

VSS. They also clamp any voltage that goes too far

above VDD; their breakdown voltage is high enough to

allow normal operation and low enough to bypass ESD

events within the specified limits.

FIGURE 4-1:

Simplified Analog Input ESD

Structures.

In order to prevent damage and/or improper operation

of these op amps, the circuit they are in must limit the

voltages and currents at the VIN+ and VIN- pins (see

Absolute Maximum Ratings at the beginning of

Section 1.0 “Electrical Characteristics”). Figure 4-2

shows the recommended approach to protecting these

inputs. The internal ESD diodes prevent the input pins

(VIN+ and VIN-) from going too far below ground, and

the resistors R1 and R2 limit the possible current drawn

out of the input pins. Diodes D1 and D2 prevent the

input pins (VIN+ and VIN-) from going too far above VDD.

When implemented as shown, resistors R1 and R2 also

limit the current through D1 and D2.

FIGURE 4-2:

Protecting the Analog

Inputs.

It is also possible to connect the diodes to the left of the

resistors R1 and R2. In this case, the currents through

the diodes D1 and D2 need to be limited by some other

mechanism. The resistors then serve as in-rush current

limiters; the DC currents into the input pins (VIN+ and

VIN-) should be very small. A significant amount of

current can flow out of the inputs when the common

mode voltage (VCM) is below ground (VSS). (See

Figure 2-33).

4.1.3

NORMAL OPERATION

The input stage of the MCP6286 op amp uses a PMOS

input stage. It operates at low common mode input

voltage (VCM), including ground. With this topology, the

device operates with a VCM up to VDD - 1.2V and 0.3V

below VSS. (See Figure 2-12).The input offset voltage

is measured at VCM = VSS – 0.3V and VDD - 1.2V to

ensure proper operation.

For a unity gain buffer, since VOUT is the same voltage

as the inverting input, VOUT must be maintained below

VDD –1.2V for correct operation.

4.2

Rail-to-Rail Output

The output voltage range of the MCP6286 op amp is

VSS + 15 mV (minimum) and VDD – 15 mV (maximum)

when

RL =10kΩ is connected to VDD/2 and

VDD = 5.5V. Refer to Figure 2-24 and Figure 2-25 for

more information.

Bond

Pad

Bond

Pad

Bond

Pad

VDD

VIN+

VSS

Input

Stage

Bond

Pad

VIN–

MCP6286

VDD

R1 >

VSS – (minimum expected V1)

2mA

R2 >

VSS – (minimum expected V2)

2mA

MCP6286 Datasheet(PDF) 15 Page - Microchip Technology

MCP6286 Datasheet(HTML) 15 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

Datasheet Download

Link URL