Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCA85133 Datasheet(PDF) 21 Page - NXP Semiconductors

Part # PCA85133
Description  Universal LCD driver for low multiplex rates
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA85133 Datasheet(HTML) 21 Page - NXP Semiconductors

Back Button PCA85133 Datasheet HTML 17Page - NXP Semiconductors PCA85133 Datasheet HTML 18Page - NXP Semiconductors PCA85133 Datasheet HTML 19Page - NXP Semiconductors PCA85133 Datasheet HTML 20Page - NXP Semiconductors PCA85133 Datasheet HTML 21Page - NXP Semiconductors PCA85133 Datasheet HTML 22Page - NXP Semiconductors PCA85133 Datasheet HTML 23Page - NXP Semiconductors PCA85133 Datasheet HTML 24Page - NXP Semiconductors PCA85133 Datasheet HTML 25Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 44 page
background image
PCA85133_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 1 — 23 October 2009
21 of 44
NXP Semiconductors
PCA85133
Universal LCD driver for low multiplex rates
7.16.5 Input filters
To enhance noise immunity in electrically adverse environments, RC low-pass filters are
provided on the SDA and SCL lines.
7.16.6 I2C-bus protocol
Two I2C-bus slave addresses (0111 000 and 0111 001) are reserved for the PCA85133.
The least significant bit of the slave address is bit R/W. The PCA85133 is a write-only
device. It will not respond to a read access, so this bit should always be logic 0. The
second bit of the slave address is defined by the level tied at input SA0. Two types of
PCA85133 can be distinguished on the same I2C-bus which allows:
• Up to 16 PCA85133 on the same I2C-bus for very large LCD applications
• The use of two types of LCD multiplex drive modes on the same I2C-bus
The I2C-bus protocol is shown in Figure 15. The sequence is initiated with a START
condition (S) from the I2C-bus master which is followed by one of the available PCA85133
slave addresses. All PCA85133 with the same SA0 level acknowledge in parallel to the
slave address. All PCA85133 with the alternative SA0 level ignore the whole I2C-bus
transfer.
After acknowledgement, the control byte is sent, defining if the next byte is a RAM or
command information. The control byte also defines if the next byte is a control byte or
further RAM or command data (see Figure 16 and Table 8). In this way it is possible to
configure the device and then fill the display RAM with little overhead.
Fig 15. I2C-bus protocol
EXAMPLES
a) transmit two bytes of RAM data
mgl752
S
A
0
S 0 1110
0
0
control byte
slave address
RAM/command byte
RAM DATA
M
S
B
L
S
B
A
A
P
R/W = 0
S
A
0
S 0 1110
0
0 1
0
A
A
A
P
RAM DATA
A
b) transmit two command bytes
COMMAND
S
A
0
S 0 1110
0
1 0
0
A
A
A
P
COMMAND
A
A
c) transmit one command byte and two RAM date bytes
COMMAND
S
A
0
S 0 1110
0
1 0
00
01
0
A
A
A
P
RAM DATA
A
RAM DATA
A
A
C
O
R
S



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com