 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ATmega1284P Datasheet(PDF) 18 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
ATmega1284P Datasheet(HTML) 18 Page - ATMEL Corporation |
|
|
18 / 380 page  18 8059D–AVR–11/09 ATmega1284P The 32 general purpose working registers, 64 I/O registers, 160 Extended I/O Registers and the 16K bytes of internal data SRAM in the ATmega1284P are all accessible through all these addressing modes. The Register File is described in ”General Purpose Register File” on page 10. Figure 6-2. Data Memory Map 6.3.1 Data Memory Access Times This section describes the general access timing concepts for internal memory access. The internal data SRAM access is performed in two clk CPU cycles as described in Figure 6-3. Figure 6-3. On-chip Data SRAM Access Cycles 32 Registers 64 I/O Registers Internal SRAM (16K x 8) $0000 - $001F $0020 - $005F $40FF $0060 - $00FF Data Memory 160 Ext I/O Reg. $0100 clk WR RD Data Data Address Address valid T1 T2 T3 Compute Address CPU Memory Access Instruction Next Instruction |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
