ATmega64A datasheet(228/392 Pages) ATMEL

228 / 392 page

228

8160C–AVR–07/09

ATmega64A

• Bit 0 – TWIE: TWI Interrupt Enable

When this bit is written to one, and the I-bit in SREG is set, the TWI interrupt request will be acti-

vated for as long as the TWINT flag is high.

21.9.3

TWSR – TWI Status Register

• Bits 7:3 – TWS: TWI Status

These five bits reflect the status of the TWI logic and the Two-wire Serial Bus. The different sta-

tus codes are described later in this section. Note that the value read from TWSR contains both

the 5-bit status value and the 2-bit prescaler value. The application designer should mask the

prescaler bits to zero when checking the status bits. This makes status checking independent of

prescaler setting. This approach is used in this datasheet, unless otherwise noted.

• Bit 2 – Res: Reserved Bit

This bit is reserved and will always read as zero.

• Bits 1:0 – TWPS: TWI Prescaler Bits

These bits can be read and written, and control the bit rate prescaler.

To calculate bit rates, see “Bit Rate Generator Unit” on page 202. The value of TWPS1:0 is used

in the equation.

21.9.4

TWDR – TWI Data Register

In Transmit mode, TWDR contains the next byte to be transmitted. In Receive mode, the TWDR

contains the last byte received. It is writable while the TWI is not in the process of shifting a byte.

This occurs when the TWI Interrupt Flag (TWINT) is set by hardware. Note that the data register

cannot be initialized by the user before the first interrupt occurs. The data in TWDR remains sta-

ble as long as TWINT is set. While data is shifted out, data on the bus is simultaneously shifted

in. TWDR always contains the last byte present on the bus, except after a wake-up from a sleep

mode by the TWI interrupt. In this case, the contents of TWDR is undefined. In the case of a lost

bus arbitration, no data is lost in the transition from Master to Slave. Handling of the ACK bit is

controlled automatically by the TWI logic, the CPU cannot access the ACK bit directly.

Bit

7654

3210

(0x71)

TWS7

TWS6

TWS5

TWS4

TWS3

–

TWPS1

TWPS0

TWSR

Read/Write

RRRR

R/W

Initial Value

1111

1000

Table 21-7.

TWI Bit Rate Prescaler

TWPS1

TWPS0

Prescaler Value

Bit

765

4321

(0x73)

TWD7

TWD6

TWD5

TWD4

TWD3

TWD2

TWD1

TWD0

TWDR

Read/Write

R/W

Initial Value

111

1111

ATmega64A Datasheet(PDF) 228 Page - ATMEL Corporation

ATmega64A Datasheet(HTML) 228 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL