P89LPC9151 datasheet(13/91 Pages) NXP

13 / 91 page

P89LPC9151_61_71_2

Product data sheet

Rev. 02 — 9 February 2010

13 of 91

NXP Semiconductors

P89LPC9151/9161/9171

8-bit microcontroller with 8-bit ADC

[1]

Input/output for P1.0 to P1.3. Input for P1.5.

P1.2/T0/SCL

I/O

P1.2 — Port 1 bit 2 (open-drain when used as output).

I/O

T0 — Timer/counter 0 external count input or overflow output (open-drain when

used as output).

I/O

SCL — I2C-bus serial clock input/output.

P1.3/INT0/SDA

I/O

P1.3 — Port 1 bit 3 (open-drain when used as output).

INT0 — External interrupt 0 input.

I/O

SDA — I2C-bus serial data input/output.

P1.5/RST

P1.5 — Port 1 bit 5 (input only).

RST — External Reset input during power-on or if selected via UCFG1. When

functioning as a reset input, a LOW on this pin resets the microcontroller, causing

I/O ports and peripherals to take on their default states, and the processor begins

execution at address 0. Also used during a power-on sequence to force ISP

mode.

P2.2 to P2.5

I/O

Port 2: Port 2 is an 4-bit I/O port with a user-configurable output type. During

reset Port 2 latches are configured in the input only mode with the internal pull-up

disabled. The operation of Port 2 pins as inputs and outputs depends upon the

port configuration selected. Each port pin is configured independently. Refer to

Section 7.15 “I/O ports” for details.

All pins have Schmitt trigger inputs.

Port 2 also provides various special functions as described below:

P2.2/MOSI

I/O

P2.2 — Port 2 bit 2.

I/O

MOSI — SPI master out slave in. When configured as master, this pin is output;

when configured as slave, this pin is input.

P2.3/MISO

I/O

P2.3 — Port 2 bit 3.

I/O

MISO — When configured as master, this pin is input, when configured as slave,

this pin is output.

P2.4/SS

I/O

P2.4 — Port 2 bit 4.

SS — SPI Slave select.

P2.5/SPICLK

I/O

P2.5 — Port 2 bit 5.

I/O

SPICLK — SPI clock. When configured as master, this pin is output; when

configured as slave, this pin is input.

VSS

Ground: 0 V reference.

VDD

Power supply: This is the power supply voltage for normal operation as well as

Idle and Power-down modes.

Table 4.

P89LPC9161 Pin description

Symbol

Type

Description

TSSOP16

P89LPC9151 Datasheet(PDF) 13 Page - NXP Semiconductors

P89LPC9151 Datasheet(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Download

Link URL