Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SE97B Datasheet(PDF) 33 Page - NXP Semiconductors

Part # SE97B
Description  DDR memory module temp sensor with integrated SPD
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

SE97B Datasheet(HTML) 33 Page - NXP Semiconductors

Back Button SE97B Datasheet HTML 29Page - NXP Semiconductors SE97B Datasheet HTML 30Page - NXP Semiconductors SE97B Datasheet HTML 31Page - NXP Semiconductors SE97B Datasheet HTML 32Page - NXP Semiconductors SE97B Datasheet HTML 33Page - NXP Semiconductors SE97B Datasheet HTML 34Page - NXP Semiconductors SE97B Datasheet HTML 35Page - NXP Semiconductors SE97B Datasheet HTML 36Page - NXP Semiconductors SE97B Datasheet HTML 37Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 53 page
background image
SE97B_1
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 01 — 27 January 2010
33 of 53
NXP Semiconductors
SE97B
DDR memory module temp sensor with integrated SPD
8.9 SMBUS — SMBus register (22h, 8-bit read/write)
Table 26.
SMBUS - SMBus Time-out register bit allocation
Bit
15
14
13
12
11
10
9
8
Symbol
RFU
Default
0
0000000
Access
R
R
R
RRRRR
Bit
7
6
5
4
3
2
1
0
Symbol
Disable
Timeout
RFU
Enable
SDTO
Event
Sleep
State
IntrClear
Mode
Flag
Update
Mode
RFU
Disable
ARA
Default
0
0110001
Access
R/W
R
R/W
R/W
R/W
R/W
R
R/W
Table 27.
SMBus Time-out register bit description
Bit
Symbol
Description
15:8
RFU
reserved; always ‘0’
7
DisableTimeout Disable SMBus time-out.
0 — SMBus time-out is enabled (default)
1 — SMBus time-out is disabled
When either of the Critical Trip or Alarm Window lock bits is set, this bit
cannot be altered until unlocked.
6
RFU
reserved; always ‘0’
5
EnableSDTO
SMBus time-out during Shutdown (CONFIG[8]).
0 — disable SMBus time-out
1 — enable SMBus time-out (default)
Remark: DisableTimeout bit must be a logic 0 to enable this feature.
When either Critical Trip or Alarm Window lock bits are set, this bit
cannot be altered until unlocked.
4
EventSleep
State[1]
State of EVENT output when SHMD bit is set.
0 — EVENT pin state is frozen
1 — EVENT pin is de-asserted, state based on Polarity bit (default)
When either Critical Trip or Alarm Window lock bits are set, this bit
cannot be altered until unlocked.
3
IntrClear
Mode[2]
Interrupt Flop Clearing Mode.
0 — allow clearing interrupt flop while in comparator mode (default)
1 — disable clearing interrupt flow while in comparator mode
When either Critical Trip or Alarm Window lock bits are set, this bit
cannot be altered until unlocked.
2
FlagUpdate
Mode
Update AAW, BAW and ACT flags after each new temperature
conversion.
0 — update AAW, BAW and ACT flags continuously (default)
1 — update flags with new temperature conversion
When either Critical Trip or Alarm Window lock bits are set, this bit
cannot be altered until unlocked.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com