HT95R65 datasheet(23/82 Pages) HOLTEK

23 / 82 page

HT95R64/HT95R65

Rev. 1.00

March 3, 2010

reading the low byte timer register directly will only result

in reading the previously latched contents of the low

byte buffer and not the actual contents of the low byte

timer register.

Timer Control Registers

- TMR0C, TMR1C, TMR2C

The flexible features of the Holtek microcontroller

Timer/Event Counters enable them to operate in three

different modes, the options of which are determined by

the contents of their control register, which has the

name TMR0C/TMR1C/TMR2C. It is the Timer Control

pair that control the full operation of each Timer/Event

Counter. Before the Timer/Event Counter can be used, it

is essential that the Timer Control Register is fully pro-

grammed with the right data to ensure its correct opera-

tion, a process that is normally carried out during

program initialisation.

To choose which of the three modes the Timer/Event

Counter is to operate in, either in the timer mode, the

event counting mode or the pulse width measurement

mode, bits 7 and 6 of the Timer Control Register, which

are known as the bit pair T0M1/T0M0, T1M1/T1M0 and

T2M1/T2M0, must be set to the required logic levels.

The Timer/Event Counter on/off bit, which is bit 4 of the

Timer Control Register, and known as T0ON, T1ON and

T2ON, provides the basic on/off control of the

Timer/Event Counter. Setting the bit high allows the

Timer/Event Counter to run, clearing the bit stops it run-

ning. If the Timer/Event Counter is in the event count or

pulse width measurement mode, the active transition

edge level type is selected by the logic level of bit 3 of

the Timer Control Register which is known as T0E and

T1E.

1 6 - b i t

P r e l o a d R e g i s t e r

D a t a B u s

R e l o a d

O v e r f l o w

t o I n t e r r u p t

L o w B y t e B u f f e r

H i g h B y t e

L o w B y t e

1 6 - B i t T i m e r / E v e n t C o u n t e r

T M R 0

T 0 E

T i m e r / E v e n t C o u n t e r

M o d e C o n t r o l

T 0 O N

f S Y S / 4

T 0 M 1

T 0 M 0

16-bit Timer/Event Counter 0 Structure

1 6 - b i t

P r e l o a d R e g i s t e r

D a t a B u s

R e l o a d

O v e r f l o w

t o I n t e r r u p t

L o w B y t e B u f f e r

H i g h B y t e

L o w B y t e

1 6 - B i t T i m e r / E v e n t C o u n t e r

T M R 1

T 1 E

T i m e r / E v e n t C o u n t e r

M o d e C o n t r o l

T 1 O N

3 2 7 6 8 H z

T 1 M 1

T 1 M 0

16-bit Timer/Event Counter 1 Structure

1 6 - b i t

P r e l o a d R e g i s t e r

D a t a B u s

R e l o a d

O v e r f l o w

t o I n t e r r u p t

L o w B y t e B u f f e r

H i g h B y t e

L o w B y t e

1 6 - B i t T i m e r

T i m e r / E v e n t C o u n t e r

M o d e C o n t r o l

T 2 O N

f S Y S / 4

T 2 M 1

T 2 M 0

16-bit Timer2 Structure

HT95R65 Datasheet(PDF) 23 Page - Holtek Semiconductor Inc

HT95R65 Datasheet(HTML) 23 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL