| Electronic Components Datasheet Search |
|
ADC1610S Datasheet(PDF) 21 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
ADC1610S Datasheet(HTML) 21 Page - NXP Semiconductors |
|
21 / 38 page ![]() ADC1610S_SER_2 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved. Objective data sheet Rev. 02 — 12 April 2010 21 of 38 NXP Semiconductors ADC1610S series ADC1610S series; CMOS or LVDS DDR digital output 11.4.2 Equivalent input circuit The equivalent circuit of the input clock buffer is shown in Figure 21. The common-mode voltage of the differential input stage is set via internal 5 k Ω resistors. a. Sine clock input b. Sine clock input (with transformer) c. LVDS clock input d. LVPECL clock input Fig 19. Differential clock input Sine clock input CLKP CLKM 005aaa173 Sine clock input CLKP CLKM 005aaa054 005aaa055 LVDS clock input CLKP CLKM LVPECL clock input 005aaa172 CLKP CLKM Fig 20. Equivalent input circuit CLKP CLKM 005aaa056 PACKAGE ESD PARASITICS 5 k Ω 5 k Ω Vcm(clk) SE_SEL SE_SEL |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |