Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCA9537DP Datasheet(PDF) 4 Page - NXP Semiconductors

Part # PCA9537DP
Description  4-bit I2C-bus and SMBus low power I/O port with interrupt and reset
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA9537DP Datasheet(HTML) 4 Page - NXP Semiconductors

  PCA9537DP Datasheet HTML 1Page - NXP Semiconductors PCA9537DP Datasheet HTML 2Page - NXP Semiconductors PCA9537DP Datasheet HTML 3Page - NXP Semiconductors PCA9537DP Datasheet HTML 4Page - NXP Semiconductors PCA9537DP Datasheet HTML 5Page - NXP Semiconductors PCA9537DP Datasheet HTML 6Page - NXP Semiconductors PCA9537DP Datasheet HTML 7Page - NXP Semiconductors PCA9537DP Datasheet HTML 8Page - NXP Semiconductors PCA9537DP Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 24 page
background image
PCA9537_5
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 05 — 7 May 2009
4 of 24
NXP Semiconductors
PCA9537
4-bit I2C-bus and SMBus low power I/O port with interrupt and reset
6.
Functional description
Refer to Figure 1 “Block diagram of PCA9537”.
6.1 Device address
6.2 Registers
6.2.1 Command byte
The command byte is the first byte to follow the address byte during a write transmission.
It is used as a pointer to determine which of the registers will be written or read.
6.2.2 Register 0 - Input Port register
This register is a read-only port. It reflects the incoming logic levels of the pins, regardless
of whether the pin is defined as an input or an output by Register 3. Writes to this register
have no effect.
The default value ‘X’ is determined by the externally applied logic level.
Fig 3.
PCA9537 address
R/W
002aae635
1
0
0
1
0
0
1
slave address
fixed
Table 3.
Command byte
Command
Protocol
Function
0
read byte
Input Port register
1
read/write byte
Output Port register
2
read/write byte
Polarity Inversion register
3
read/write byte
Configuration register
Table 4.
Register 0 - Input Port register bit description
Legend: * default value.
Bit
Symbol
Access
Value
Description
7
I7
read only
1*
not used
6
I6
read only
1*
5
I5
read only
1*
4
I4
read only
1*
3
I3
read only
X*
value ‘X’ is determined by externally applied logic
level
2
I2
read only
X*
1
I1
read only
X*
0
I0
read only
X*



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com