Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADT7421 Datasheet(PDF) 3 Page - ON Semiconductor

Part # ADT7421
Description  Precision Temperature Sensor with Beta Compensation (for <45 nm Geometries)
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

ADT7421 Datasheet(HTML) 3 Page - ON Semiconductor

  ADT7421 Datasheet HTML 1Page - ON Semiconductor ADT7421 Datasheet HTML 2Page - ON Semiconductor ADT7421 Datasheet HTML 3Page - ON Semiconductor ADT7421 Datasheet HTML 4Page - ON Semiconductor ADT7421 Datasheet HTML 5Page - ON Semiconductor ADT7421 Datasheet HTML 6Page - ON Semiconductor ADT7421 Datasheet HTML 7Page - ON Semiconductor ADT7421 Datasheet HTML 8Page - ON Semiconductor ADT7421 Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 20 page
background image
ADT7421
http://onsemi.com
3
MAXIMUM RATINGS
Parameter
Rating
Positive Supply Voltage (VDD) to GND
−0.3 V, +3.6 V
D+
−0.3 V to VDD + 0.3 V
D− to GND
−0.3 V to +0.6 V
SCL, SDA, ALERT, THERM
−0.3 V to VDD +0.3 V
Input Current, SDA, THERM2
−1 mA, +50 mA
Input Current, D−
−1 mA
ESD Rating, All Pins (Human Body Model)
1500 V
ESD Rating, All Pins (Machine Model)
100 V
Maximum Junction Temperature (TJ Max)
150°C
Storage Temperature Range
−65°C to +150°C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
NOTE: This device is ESD sensitive. Use standard ESD precautions when handling.
THERMAL RESISTANCE
Package Type
qJA
qJC
Unit
8−Lead MSOP
142
43.74
°C/W
SMBus Timing Specifications
Parameter (Note 1)
Limit at TMIN and TMAX
Unit
Description
fSCLK
400
kHz max
tLOW
1.3
ms min
Clock low period, between 10% points
tHIGH
0.6
ms min
Clock high period, between 90% points
tR
300
ns max
Clock/data rise time
tF
300
ns max
Clock/data fall time
tSU; STA
600
ns min
Start condition setup time
tHD; STA (Note 2)
600
ns min
Start condition hold time
tSU; DAT (Note 3)
100
ns min
Data setup time
tSU; STO (Note 4)
600
ns min
Stop condition setup time
tBUF
1.3
ms min
Bus free time between stop and start conditions
1. Guaranteed by design, but not production tested.
2. Time from 10% of SDATA to 90% of SCLK.
3. Time for 10% or 90% of SDATA to 10% of SCLK.
4. Time for 90% of SCLK to 10% of SDATA.
Figure 2. Serial Bus Timing
SCLK
SDATA
tR
tF
tLOW
tHD;DAT
tHD;STA
tHIGH
tSU;DAT
STOP START
STOP
START
tSU;STA
tSU;STO
tHD;STA
tBUF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com