PC312XDP512F0CFVR datasheet(496/1348 Pages) FREESCALE

496 / 1348 page

Chapter 11 Serial Communication Interface (S12SCIV5)

MC9S12XDP512 Data Sheet, Rev. 2.21

496

Freescale Semiconductor

11.4.4

Baud Rate Generation

A 13-bit modulus counter in the baud rate generator derives the baud rate for both the receiver and the

transmitter. The value from 0 to 8191 written to the SBR12:SBR0 bits determines the bus clock divisor.

The SBR bits are in the SCI baud rate registers (SCIBDH and SCIBDL). The baud rate clock is

synchronized with the bus clock and drives the receiver. The baud rate clock divided by 16 drives the

transmitter. The receiver has an acquisition rate of 16 samples per bit time.

Baud rate generation is subject to one source of error:

•

Integer division of the bus clock may not give the exact target frequency.

Table 11-15 lists some examples of achieving target baud rates with a bus clock frequency of 25 MHz.

When IREN = 0 then,

SCI baud rate = SCI bus clock / (16 * SCIBR[12:0])

1 The address bit identiﬁes the frame as an address

character. See Section 11.4.6.6, “Receiver Wakeup”.

Table 11-15. Baud Rates (Example: Bus Clock = 25 MHz)

Bits

SBR[12:0]

Receiver

Clock (Hz)

Transmitter

Clock (Hz)

Target

Baud Rate

Error

(%)

609,756.1

38,109.8

38,400

.76

308,642.0

19,290.1

19,200

.47

163

153,374.2

9585.9

9,600

.16

326

76,687.1

4792.9

4,800

.15

651

38,402.5

2400.2

2,400

.01

1302

19,201.2

1200.1

1,200

.01

2604

9600.6

600.0

600

.00

5208

4800.0

300.0

300

.00

PC312XDP512F0CFVR Datasheet(PDF) 496 Page - Freescale Semiconductor, Inc

PC312XDP512F0CFVR Datasheet(HTML) 496 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL