Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PC312XDP512F0CFVR Datasheet(PDF) 613 Page - Freescale Semiconductor, Inc

Part # PC312XDP512F0CFVR
Description  HCS12X Microcontrollers
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PC312XDP512F0CFVR Datasheet(HTML) 613 Page - Freescale Semiconductor, Inc

Back Button PC312XDP512F0CFVR Datasheet HTML 609Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 610Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 611Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 612Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 613Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 614Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 615Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 616Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 617Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 613 / 1348 page
background image
MC9S12XDP512 Data Sheet, Rev. 2.21
Freescale Semiconductor
613
Chapter 17
Memory Mapping Control (S12XMMCV2)
17.1
Introduction
This section describes the functionality of the module mapping control (MMC) sub-block of the S12X
platform. The block diagram of the MMC is shown in Figure 1-1.
The MMC module controls the multi-master priority accesses, the selection of internal resources and
external space. Internal buses including internal memories and peripherals are controlled in this module.
The local address space for each master is translated to a global memory space.
17.1.1
Features
The main features of this block are:
•
Paging capability to support a global 8 Mbytes memory address space
•
Bus arbitration between the masters CPU, BDM, and XGATE
•
Simultaneous accesses to different resources1 (internal, external, and peripherals) (see Figure 1-1)
•
Resolution of target bus access collision
•
Access restriction control from masters to some targets (e.g., RAM write access protection for user
specified areas)
•
MCU operation mode control
•
MCU security control
•
Separate memory map schemes for each master CPU, BDM, and XGATE
•
ROM control bits to enable the on-chip FLASH or ROM selection
•
Port replacement registers access control
•
Generation of system reset when CPU accesses an unimplemented address (i.e., an address which
does not belong to any of the on-chip modules) in single-chip modes
17.1.2
Modes of Operation
This subsection lists and briefly describes all operating modes supported by the MMC.
17.1.2.1
Power Saving Modes
•
Run mode
MMC is functional during normal run mode.
1. Resources are also called targets.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com