Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

PC312XDP512F0CFVR Datasheet(PDF) 618 Page - Freescale Semiconductor, Inc

Part # PC312XDP512F0CFVR
Description  HCS12X Microcontrollers
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PC312XDP512F0CFVR Datasheet(HTML) 618 Page - Freescale Semiconductor, Inc

Back Button PC312XDP512F0CFVR Datasheet HTML 614Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 615Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 616Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 617Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 618Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 619Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 620Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 621Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 622Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 618 / 1348 page
background image
Chapter 17 Memory Mapping Control (S12XMMCV2)
MC9S12XDP512 Data Sheet, Rev. 2.21
618
Freescale Semiconductor
The MMCCTL0 register is used to control external bus functions, i.e., availability of chip selects.
CAUTION
XGATE write access to this register during an CPU access which makes use
of this register could lead to unexpected results.
Table 17-4. MMCCTL0 Field Descriptions
Field
Description
3–0
CS[3:0]E
Chip Select Enables — Each of these bits enables one of the external chip selects CS3, CS2, CS1, and CS0
outputs which are asserted during accesses to specific external addresses. The associated global address
ranges are shown in Table 1-6 and Table 1-21 and Figure 1-23.
Chip selects are only active if enabled in normal expanded mode, Emulation expanded mode and special test
mode. The function disabled in all other operating modes.
0 Chip select is disabled
1 Chip select is enabled
Table 17-5. Chip Select Signals
Global Address Range
Asserted Signal
0x00_0800–0x0F_FFFF
CS3
0x10_0000–0x1F_FFFF
CS2
0x20_0000–0x3F_FFFF
CS1
0x40_0000–0x7F_FFFF
CS01
1 When the internal NVM is enabled (see ROMON in Section 1.3.2.5, “MMC Control
Register (MMCCTL1)”) the CS0 is not asserted in the space occupied by this on-chip
memory block.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com