PC312XDP512F0CFVR datasheet(700/1348 Pages) FREESCALE

700 / 1348 page

Chapter 19 S12X Debug (S12XDBGV2) Module

MC9S12XDP512 Data Sheet, Rev. 2.21

702

Freescale Semiconductor

19.3.1.4

Debug Control Register2 (DBGC2)

Read: Anytime

Write: Anytime the module is disarmed.

This register conﬁgures the comparators for range matching.

Trace only in range from comparator C to comparator D

Table 19-11. TRCMOD Trace Mode Bit Encoding

TRCMOD

Description

NORMAL

LOOP1

DETAIL

Reserved

Table 19-12. TALIGN Trace Alignment Encoding

TALIGN

Description

Trigger at end of stored data

Trigger before storing data

Trace buffer entries before and after trigger

Reserved

0x0023

76543210

0000

CDCM

ABCM

Reset

00000000

Unimplemented or Reserved

Figure 19-6. Debug Control Register2 (DBGC2)

Table 19-13. DBGC2 Field Descriptions

Field

Description

3–2

CDCM[3:2]

C and D Comparator Match Control — These bits determine the C and D comparator match mapping as

described in Table 19-14.

1–0

ABCM[1:0]

A and B Comparator Match Control — These bits determine the A and B comparator match mapping as

described in Table 19-15.

Table 19-10. TRANGE Trace Range Encoding

TRANGE

Tracing Source

PC312XDP512F0CFVR Datasheet(PDF) 700 Page - Freescale Semiconductor, Inc

PC312XDP512F0CFVR Datasheet(HTML) 700 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL