AT90PWM3 datasheet(140/361 Pages) ATMEL

140 / 361 page

140

4317J–AVR–08/10

AT90PWM2/3/2B/3B

fractional divider number. The resulting output frequency is the average of the frequencies in the

frame. The fractional divider (d) is given by OCRnRB[15:12].

The PSC output period is directly equal to the PSCOUTn0 On Time + Dead Time (OT0+DT0)

and PSCOUTn1 On Time + DeadTime (OT1+DT1) values. These values are 12 bits numbers.

The frequency adjustment can only be done in steps like the dedicated counters. The step width

is defined as the frequency difference between two neighboring PSC frequencies:

with k is the number of CLKPSC period in a PSC cycle and is given by the following formula:

with fOP is the output operating frequency.

Exemple, in normal mode, with maximum operating frequency 160 kHz and fPLL = 64 Mhz, k

equals 400. The resulting resolution is Delta F equals 64MHz / 400 / 401 = 400 Hz.

In enhanced mode, the output frequency is the average of the frame formed by the 16 consecu-

tive cycles.

fb1 and fb2 are two neightboring base frequencies.

Then the frequency resolution is divided by 16. In the example above, the resolution equals 25

Hz.

Δff1 f2

–

fPLL

----------

fPLL

k 1

------------

–

fPSC

kk 1

()

--------------------

fPSC

fOP

----------

fAVERAGE

–

---------------

fb1

------

fb2

fAVERAGE

–

---------------

fPLL

----------

------

fPLL

n 1

------------

AT90PWM3 Datasheet(PDF) 140 Page - ATMEL Corporation

AT90PWM3 Datasheet(HTML) 140 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL