AT90PWM3 datasheet(164/361 Pages) ATMEL

164 / 361 page

164

4317J–AVR–08/10

AT90PWM2/3/2B/3B

update of the PSC internal registers will be done at the end of the PSC cycle if the Output Com-

pare Register RB has been the last written.

When set, this bit prevails over LOCK (bit 5)

• Bit 5 – PLOCKn: PSC n Lock

When this bit is set, the Output Compare Registers RA, RB, SA, SB, the Output Matrix POM2

and the PSC Output Configuration PSOCn can be written without disturbing the PSC cycles.

The update of the PSC internal registers will be done if the LOCK bit is released to zero.

• Bit 4:3 – PMODEn1: 0: PSC n Mode

Select the mode of PSC.

• Bit 2 – POPn: PSC n Output Polarity

If this bit is cleared, the PSC outputs are active Low.

If this bit is set, the PSC outputs are active High.

• Bit 1 – PCLKSELn: PSC n Input Clock Select

This bit is used to select between CLKPF or CLKPS clocks.

Set this bit to select the fast clock input (CLKPF).

Clear this bit to select the slow clock input (CLKPS).

• Bit 0 – POME2: PSC 2 Output Matrix Enable (PSC2 only)

Set this bit to enable the Output Matrix feature on PSC2 outputs. See “PSC2 Outputs” on page

157

When Output Matrix is used, the PSC n Output Polarity POPn has no action on the outputs.

16.25.11 PSC 0 Control Register – PCTL0

Table 16-13. PSC n Mode Selection

PMODEn1

PMODEn0

Description

One Ramp Mode

01Two Ramp Mode

Four Ramp Mode

Center Aligned Mode

Bit

654

PPRE01

PPRE00

PBFM0

PAOC0B

PAOC0A

PARUN0

PCCYC0

PRUN0

PCTL0

Read/Write

R/W

Initial Value

AT90PWM3 Datasheet(PDF) 164 Page - ATMEL Corporation

AT90PWM3 Datasheet(HTML) 164 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL