PSD813F1A datasheet(14/111 Pages) STMICROELECTRONICS

14 / 111 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

PSD813F1A

14/111

PSD ARCHITECTURAL OVERVIEW

PSD devices contain several major functional

blocks. Figure 5 shows the architecture of the PSD

device. The functions of each block are described

briefly in the following sections. Many of the blocks

perform multiple functions and are user configu-

rable.

Memory

The PSD contains the following memories:

■

a 1 Mbit Flash memory

■

a secondary 256 Kbit EEPROM memory

■

a 16 Kbit SRAM

Each of the memory blocks is briefly discussed in

the following paragraphs. A more detailed discus-

sion can be found in the section entitled MEMORY

BLOCKS, page 18.

The 1 Mbit Flash memory is the main memory of

the PSD. It is divided into 8 equally-sized sectors

that are individually selectable.

The 256 Kbit EEPROM or Flash memory is divided

into 4 equally-sized sectors. Each sector is individ-

ually selectable.

The 16 Kbit SRAM is intended for use as a

scratchpad memory or as an extension to the mi-

crocontroller SRAM.

Each sector of memory can be located in a differ-

ent address space as defined by the user. The ac-

cess times for all memory types includes the

address latching and DPLD decoding time.

PLDs

The device contains two PLD blocks, each opti-

mized for a different function, as shown in Table 2.

The functional partitioning of the PLDs reduces

power consumption, optimizes cost/performance,

and eases design entry.

The Decode PLD (DPLD) is used to decode ad-

dresses and generate chip selects for the PSD in-

ternal memory and registers. The CPLD can

implement user-defined logic functions. The DPLD

has combinatorial outputs. The CPLD has 16 Out-

put macrocells and 3 combinatorial outputs. The

PSD also has 24 Input macrocells that can be con-

figured as inputs to the PLDs. The PLDs receive

their inputs from the PLD Input Bus and are differ-

entiated by their output destinations, number of

Product Terms, and macrocells.

The PLDs consume minimal power by using Zero-

Power design techniques. The speed and power

consumption of the PLD is controlled by the Turbo

Bit (ZPSD only) in the PMMR0 register and other

bits in the PMMR2 registers. These registers are

set by the microcontroller at runtime. There is a

slight penalty to PLD propagation time when in-

voking the ZPSD features.

I/O Ports

The PSD has 27 I/O pins divided among four ports

(Port A, B, C, and D). Each I/O pin can be individ-

ually configured for different functions. Ports A, B,

C and D can be configured as standard MCU I/O

ports, PLD I/O, or latched address outputs for mi-

crocontrollers using

multiplexed address/data

busses.

The JTAG pins can be enabled on Port C for In-

System Programming (ISP).

Ports A and B can also be configured as a data

port for a n on-multiplexed bus or multiplexed Ad-

dress/Data buses for certain types of 16-bit micro-

controllers.

Microcontroller Bus Interface

The PSD easily interfaces with most 8-bit micro-

controllers that have either multiplexed or non-

multiplexed address/data busses. The device is

configured to respond to the microcontroller’s con-

trol signals, which are also used as inputs to the

PLDs. Where there is a requirement to use a 16-

bit data bus to interface to a 16-bit microcontroller,

two PSDs must be used. For examples, please

see the section entitled MCU Bus Interface

Examples, page 47.

Table 2. PLD I/O

Name

Inputs

Outputs

Product

Terms

Decode PLD (DPLD)

Complex PLD (CPLD)

140

PSD813F1A Datasheet(PDF) 14 Page - STMicroelectronics

PSD813F1A Datasheet(HTML) 14 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL