Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

13892 Datasheet(PDF) 44 Page - Freescale Semiconductor, Inc

Part # 13892
Description   Power Management and User Interface IC
PDF  161 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

13892 Datasheet(HTML) 44 Page - Freescale Semiconductor, Inc

Back Button 13892 Datasheet HTML 40Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 41Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 42Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 43Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 44Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 45Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 46Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 47Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 48Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 161 page
background image
Analog Integrated Circuit Device Data
44
Freescale Semiconductor
13892
FUNCTIONAL DEVICE OPERATION
PROGRAMMABILITY
Table 10. SPI Interface Timing Specifications
Parameter
Description
T min (ns)
TSELSU
Time CS has to be high before the first rising edge of CLK
15
TSELHLD
Time CS has to remain high after the last falling edge of CLK
15
TSELLOW
Time CS has to remain low between two transfers
15
TCLKPER
Clock period of CLK
38
TCLKHIGH
Part of the clock period where CLK has to remain high
15
TCLKLOW
Part of the clock period where CLK has to remain low
15
TWRTSU
Time MOSI has to be stable before the next rising edge of CLK
4.0
TWRTHLD
Time MOSI has to remain stable after the rising edge of CLK
4.0
TRDSU
Time MISO will be stable before the next rising edge of CLK
4.0
TRDHLD
Time MISO will remain stable after the falling edge of CLK
4.0
TRDEN
Time MISO needs to become active after the rising edge of CS
4.0
TRDDIS
Time MISO needs to become inactive after the falling edge of CS
4.0
Notes
34.
This table reflects a maximum SPI clock frequency of 26 MHz
Table 11. SPI Interface Logic IO Specifications
Parameter
Condition
Min
Typ
Max
Units
Input Low CS, MOSI, CLK
0
-
0.3*SPIVCC
V
Input High CS, MOSI, CLK
0.7*SPIVCC
-
SPIVCC+0.3
V
Output Low MISO, INT
Output sink 100
μA
0
-
0.2
V
Output High MISO, INT
Output source 100
μA
SPIVCC-0.2
-
SPIVCC
V
SPIVCC Operating Range
1.75
-
3.1
V
MISO Rise and Fall Time
CL = 50 pF, SPIVCC = 1.8 V
SPIDRV[1:0] = 00 (default)
-
11
-
ns
SPIDRV[1:0] = 01
-
6.0
-
ns
SPIDRV[1:0] = 10
-
High Z
-
ns
SPIDRV[1:0] = 11
-
22
-
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com